
SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- ±15-V Common-Mode Input Voltage Range
- ±15-V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls
- Designed for Use With Dual Differential Drivers SN55183 and SN75183
- Designed to Be Interchangeable With National Semiconductor DS7820A and DS8820A

#### description

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel can be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open circuited. A strobe input (STRB) is provided that, when in the low level, disables the receiver and forces the output to a high level.



NC - No internal connection

#### THE SN55182 IS NOT RECOMMENDED FOR NEW DESIGNS

The receiver is of monolithic single-chip construction, and both halves of the dual circuits use common power-supply and ground terminals.

The SN55182 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN75182 is characterized for operation from 0°C to 70°C.

INPU	OUTPUT							
STRB	VID	OUT						
L	Х	Н						
н	Н	Н						
н	L	L						
$H = V_1 \ge$	Vuu min	or Vip more						

#### FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J, N, and W packages.


## logic diagram (positive logic)



Pin numbers shown are for the J, N, and W packages.



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



Resistor values shown are nominal.

schematic (each receiver)

Pin numbers shown are for the J, N, and W packages.



#### SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal.

DISSIFATION RATING TABLE									
PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING					
FK‡	1375 mW	11.0 mW/°C	880 mW	275 mW					
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW					
N	1150 mW	9.2 mW/°C	736 mW	-					
w‡	1000 mW	8.0 mW/°C	640 mW	200 mW					

### DISSIPATION RATING TABLE

<sup>‡</sup> In the FK, J, and W packages, SN55182 chips are alloy mounted.

### recommended operating conditions

	5	SN55182		5			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.5	5	5.5	V
Common-mode input voltage, V <sub>IC</sub>			±15			±15	V
High-level strobe input voltage, VIH(STRB)	2.1		5.5	2.1		5.5	V
Low-level strobe input voltage, VIL(STRB)	0		0.9	0		0.9	V
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

### electrical characteristics over recommended ranges of V<sub>CC</sub>, V<sub>IC</sub>, and operating free-air temperature (unless otherwise noted)

	PARAMETEI	२	TEST	TEST CONDITIONS <sup>†</sup>				UNIT
\/	Desitive asias issue	ut the second state second	$V_{O} = 2.5 V_{z}$	$V_{IC} = -3 V \text{ to } 3 V$			0.5	V
VIT+	Positive-going inpl	ut threshold voltage	I <sub>OH</sub> = -400 μA	$I_{OH} = -400 \mu A$ $V_{IC} = -15 V \text{ to } 15 V$			1	V
\/		wit throok old voltogo	$V_{O} = 0.4 V_{,}$	$V_{IC} = -3 V \text{ to } 3 V$			-0.5	V
VIT-	negative-going inp	out threshold voltage	I <sub>OL</sub> = 16 mA	$V_{IC} = -15 \text{ V} \text{ to } 15 \text{ V}$			-1	V
Veri	High-level output v	voltago	V <sub>ID</sub> = 1 V, V <sub>(STRE</sub>	B) = 2.1 V, I <sub>OH</sub> = -400 μA	2.5	4.2	5.5	V
VOH	Figh-level output v	onage	$V_{ID} = -1 V, V_{(STR})$	RB) = 0.4 V, IOH = -400 μA	2.5	4.2	5.5	v
VOL	Low-level output v	oltage	$V_{ID} = -1 V, V_{(STR})$	RB) = 2.1 V, IOL = 16 mA		0.25	0.4	V
			V <sub>IC</sub> = 15 V			3	4.2	
II Input current	Inverting input	$V_{IC} = 0$		0	-0.5	-0.5		
	Input current		V <sub>IC</sub> = -15 V			-3	-4.2	-4.2 mA
		V <sub>IC</sub> = 15 V		5	7			
		Noninverting input	VIC = 0	VIC = 0			-1.4	
			V <sub>IC</sub> = -15 V		-7	-9.8		
IIH(STRB)	High-level strobe i	nput current	V <sub>(STRB)</sub> = 5.5 V	V(STRB) = 5.5 V			5	μΑ
IIL(STRB)	Low-level strobe in	nput current	V(STRB) = 0			-1	-1.4	mA
r.	Input resistance	Inverting input			3.6	5		kΩ
rj	Input resistance	Noninverting input				2.5		K12
	Line-terminating re	esistance	$T_A = 25^{\circ}C$		120	170	250	Ω
IOS	Short-circuit outpu	t current	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$	-2.8	-4.5	-6.7	mA
			V <sub>IC</sub> = 15 V,	$V_{ID} = -1 V$		4.2	6	
ICC	Supply current (av	erage per receiver)	V <sub>IC</sub> = 0,	$V_{ID} = -0.5 V$		6.8	10.2	mA
			V <sub>IC</sub> = -15 V,	$V_{ID} = -1 V$		9.4	14	


<sup>†</sup> Unless otherwise noted,  $V_{(STRB)} \ge 2.1$  V or open. <sup>‡</sup> All typical values are at  $V_{CC} = 5$  V,  $V_{IC} = 0$ , and  $T_A = 25^{\circ}C$ .

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TE	ST CONDITIC	MIN	TYP	MAX	UNIT	
<sup>t</sup> PLH(D)	Propagation delay time, low- to high-level output from differential input	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF,	see Figure 1		18	40	ns
<sup>t</sup> PHL(D)	Propagation delay time, high- to low-level output from differential input	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF,	see Figure 1		31	45	ns
<sup>t</sup> PLH(S)	Propagation delay time, low- to high-level output from STRB input	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF,	see Figure 1		9	30	ns
<sup>t</sup> PHL(S)	Propagation delay time, high- to low-level output from STRB input	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF,	see Figure 1		15	25	ns



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



#### PARAMETER MEASUREMENT INFORMATION


**VOLTAGE WAVEFORMS** 

- NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \ \Omega$ ,  $t_f \le 10 \ ns$ ,  $t_f \le 10 \ ns$ ,  $t_W = 0.5 \pm 0.1 \ \mu s$ , PRR  $\le 1 \ MHz$ . B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.

#### Figure 1. Test Circuit and Voltage Waveforms




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



### **TYPICAL CHARACTERISTICS<sup>†</sup>**




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



**TYPICAL CHARACTERISTICS<sup>†</sup>** 




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



### **TYPICAL CHARACTERISTICS<sup>†</sup>**



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998




# NOTE A: Figure 11 shows the maximum duration of the illustrated pulse that can be applied differently without the output changing from the low to high level.

Figure 11




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



### **TYPICAL CHARACTERISTICS<sup>†</sup>**



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



### **APPLICATION INFORMATION**

NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

$$\begin{split} \text{Example: let} & \text{f} = 5 \text{ MHz} \\ & \text{C} = 0.002 \text{ } \mu\text{F} \\ \text{Z}_{(\text{C})} &= \frac{1}{2\pi\text{fC}} = \frac{1}{2\pi(5\times10^6)(0.002\times10^{-6})} \\ \text{Z}_{(\text{C})} &\approx 16\Omega \end{split}$$

B. Use of a capacitor to control response time is optional.

#### Figure 14. Transmission of Digital Data Over Twisted-Pair Line





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-7900801VCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	(6) SNPB	N / A for Pkg Type	-55 to 125	5962-7900801VC A SNV55182J	Samples
5962-7900801VDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-7900801VD A SNV55182W	Samples
SN75182D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75182	Samples
SN75182DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75182	Samples
SN75182N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75182N	Samples
SN75182NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75182	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com

Texas


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN75182DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
	SN75182NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

7-Dec-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75182DR	SOIC	D	14	2500	356.0	356.0	35.0
SN75182NSR	SOP	NS	14	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-7900801VDA	W	CFP	14	25	506.98	26.16	6220	NA
SN75182D	D	SOIC	14	50	506.6	8	3940	4.32
SN75182N	N	PDIP	14	25	506	13.97	11230	4.32

# **D0014A**



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated