AMIS-42770

Dual High Speed CAN Transceiver

General Description

Controller Area Network (CAN) is a serial communication protocol, which supports distributed real–time control and multiplexing with high safety level. Typical applications of CAN–based networks can be found in automotive and industrial environments.

The AMIS–42770 Dual–CAN transceiver is the interface between up to two physical bus lines and the protocol controller and will be used for serial data interchange between different electronic units at more than one bus line. It can be used for both 12 V and 24 V systems.

The circuit consists of following blocks:

- Two differential line transmitters
- Two differential line receivers
- Interface to the CAN protocol handler
- Interface to expand the number of CAN busses
- Logic block including repeater function and the feedback suppression
- Thermal shutdown circuit (TSD)

Due to the wide common–mode voltage range of the receiver inputs, the AMIS–42770 is able to reach outstanding levels of electromagnetic susceptibility (EMS). Similarly, extremely low electromagnetic emission (EME) is achieved by the excellent matching of the output signals.

Key Features

- Fully Compatible with the ISO 11898–2 Standard
- Certified "Authentication on CAN Transceiver Conformance (d1.1)"
- Wide Range of Bus Communication Speed (up to 1 Mbit/s in Function of the Bus Topology)
- Allows Low Transmit Data Rate in Networks Exceeding 1 km
- Ideally Suited for 12 V and 24 V Industrial and Automotive Applications
- Low EME: Common–mode–choke is No Longer Required
- Differential Receiver with Wide Common–mode Range (±35 V) for High EMS
- No Disturbance of the Bus Lines with an Un–powered Node
- Prolonged Dominant Time–out Function Allowing Communication Speeds Down to 1 kbit/s
- Thermal Protection
- Bus Pins Protected against Transients
- Short Circuit Proof to Supply Voltage and Ground
- This is a Pb–Free Device*

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor®

SOIC 20
IC SUFFIX
CASE 751AQ

20

AMIS42770
ICAW–N
AWLYYWWG

1

A	= Assembly Location
WL	= Wafer Lot
YY	= Year
WW	= Work Week
G	= Pb–Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

AMIS–42770

ORDERING INFORMATION

Part Number	Package	Shipping Configuration	Temperature Range
AMIS42770ICAW1G	SOIC–20 300 (Pb–Free, Green)	38 / Tube	–40°C to 125°C
AMIS42770ICAW1RG	SOIC–20 300 (Pb–Free, Green)	1500 / Tape & Reel	–40°C to 125°C

Table 1. TECHNICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
V_{CANHx}	DC voltage at pin CANH1/2	$0 < V_{CC} < 5.25$ V; no time limit	–45	+45	V
V_{CANLx}	DC voltage at pin CANL1/2	$0 < V_{CC} < 5.25$ V; no time limit	–45	+45	V
$V_{o(dif)(bus\_dom)}$	Differential bus output voltage in dominant state	$42.5\ \Omega < R_{LT} < 60\ \Omega$	1.5	3	V
CM–range	Input common–mode range for comparator	Guaranteed differential receiver threshold and leakage current	–35	+35	V
$V_{CM-peak}$	Common–Mode peak	See Figures 10 and 11 (Note 1)	–1000	+1000	mV
$V_{CM-step}$	Common–Mode step	See Figures 10 and 11 (Note 1)	–250	+250	mV

1. The parameters $V_{CM-peak}$ and $V_{CM-step}$ guarantee low EME.

Figure 1. Block Diagram

AMIS−42770

TYPICAL APPLICATION

Application Description

AMIS−42770 is especially designed to provide the link between a CAN controller (protocol IC) and two physical busses. It is able to operate in three different modes:

- Dual CAN
- A CAN−bus extender
- A CAN−bus repeater

Application Schematics

Figure 2. Application Diagram CAN−bus Repeater

Figure 3. Application Diagram Dual−CAN

# AMIS−42770

Figure 4. Application Diagram CAN−bus Extender

Figure 5. Pin Out (top view)

Table 2. PIN DESCRIPTION

Pin	Name	Description
1	NC	Not connected
2	ENB2	Enable input, bus system 2; internal pull−up
3	Text	Multi−system transmitter Input; internal pull−up
4	Tx0	Transmitter input; internal pull−up
5	GND	Ground connection (Note 2)
6	GND	Ground connection (Note 2)
7	Rx0	Receiver output
8	V_{REF1}	Reference voltage
9	Rint	Multi−system receiver output
10	ENB1	Enable input, bus system 1; internal pull−up
11	NC	Not connected
12	VCC	Positive supply voltage
13	CANH1	CANH transceiver I/O bus system 1
14	CANL1	CANL transceiver I/O bus system 1
15	GND	Ground connection (Note 2)
16	GND	Ground connection (Note 2)
17	GND	Ground connection (Note 2)
18	CANL2	CANL transceiver I/O bus system 2
19	CANH2	CANH transceiver I/O bus system 2
20	NC	Not connected

2. In order to ensure the chip performance, all these pins need to be connected to GND on the PCB.

FUNCTIONAL DESCRIPTION

Overall Functional Description

AMIS−42770 is specially designed to provide the link between the protocol IC (CAN controller) and two physical bus lines. Data interchange between those two bus lines is realized via the logic unit inside the chip. To provide an independent switch−off of the transceiver units for both bus systems by a third device (e.g. the °C), enable−inputs for the corresponding driving and receiving sections are provided. As long as both lines are enabled, they appear as one logical bus to all nodes connected to either of them.

The bus lines can have two logical states, dominant or recessive. A bus is in the recessive state when the driving sections of all transceivers connected to the bus are passive. The differential voltage between the two wires is approximately zero. If at least one driver is active, the bus changes into the dominant state. This state is represented by a differential voltage greater than a minimum threshold and therefore by a current flow through the terminating resistors of the bus line. The recessive state is overwritten by the dominant state.

In case a fault (like short circuit) is present on one of the bus lines, it remains limited to that bus line where it occurs. Data interchange from the protocol IC to the other bus system and on this bus system itself can be continued.

AMIS−42770 can be also used for only one bus system. If the connections for the second bus system are simply left open it serves as a single transceiver for an electronic unit. For correct operation, it is necessary to terminate the open bus by the proper termination resistor.

Logic Unit and CAN Controller Interface

The logic unit inside AMIS−42770 provides data transfer from/to the digital interface to/from the two busses and from one bus to the other bus. The detailed function of the logic unit is described in Table 3.

All digital input pins, including ENBx, have an internal pull−up resistor to ensure a recessive state when the input is not connected or is accidentally interrupted. A dominant state on the bus line is represented by a low−level at the digital interface; a recessive state is represented by a high−level.

Dominant state received on any bus (if enabled) causes a dominant state on both busses, pin Rint and pin Rx0. Dominant signal on any of the input pins Tx0 and Text causes transmission of dominant on both bus lines (if enabled).

Digital inputs Tx0 and Text are used for connecting the internal logic's of several IC's to obtain versions with more than two bus outputs (see Figure 4). They have also a direct logical link to pins Rx0 and Rint independently on the EN1x pins – dominant on Tx0 is directly transferred to both Rx0 and Rint pins, dominant on Text is only transferred to Rx0.

AMIS−42770

Transmitters

The transceiver includes two transmitters, one for each bus line, and a driver control circuit. Each transmitter is implemented as a push and a pull driver. The drivers will be active if the transmission of a dominant bit is required. During the transmission of a recessive bit all drivers are passive. The transmitters have a built−in current limiting circuit that protects the driver stages from damage caused by accidental short circuit to either positive supply voltage or to ground. Additionally a thermal protection circuit is integrated.

The driver control circuit ensures that the drivers are switched on and off with a controlled slope to limit EME. The driver control circuit will control itself by the thermal protection circuit, the timer circuit and the logic unit.

The enable signal ENBx allows the transmitter to be switched off by a third device (e.g. the °C). In the disabled state (ENBx = high) the corresponding transmitter behaves as in the recessive state.

Table 3. FUNCTION OF THE LOGIC UNIT (**bold** letters describe input signals)

EN1B	EN2B	TX0	TEXT	Bus 1 State	Bus 2 State	RX0	RINT
0	0	0	0	dominant	dominant	0	0
0	0	0	1	dominant	dominant	0	0
0	0	1	0	dominant	dominant	0	1
0	0	1	1	recessive	recessive	1	1
0	0	1	1	**dominant** (Note 3)	dominant	0	0
0	0	1	1	dominant	**dominant** (Note 3)	0	0
0	1	0	0	dominant	recessive	0	0
0	1	0	1	dominant	recessive	0	0
0	1	1	0	dominant	recessive	0	1
0	1	1	1	recessive	recessive	1	1
0	1	1	1	**dominant** (Note 3)	recessive	0	0
0	1	1	1	recessive	**dominant** (Note 3)	1	1
1	0	0	0	recessive	dominant	0	0
1	0	0	1	recessive	dominant	0	0
1	0	1	0	recessive	dominant	0	1
1	0	1	1	recessive	recessive	1	1
1	0	1	1	**dominant** (Note 3)	recessive	1	1
1	0	1	1	recessive	**dominant** (Note 3)	0	0
1	1	0	0	recessive	recessive	0	0
1	1	0	1	recessive	recessive	0	0
1	1	1	0	recessive	recessive	0	1
1	1	1	1	recessive	recessive	1	1
1	1	1	1	**dominant** (Note 3)	recessive	1	1
1	1	1	1	recessive	**dominant** (Note 3)	1	1

3. Dominant detected by the corresponding receiver.

Receivers

Two bus receiving sections sense the states of the bus lines. Each receiver section consists of an input filter and a fast and accurate comparator. The aim of the input filter is to improve the immunity against high−frequency disturbances and also to convert the voltage at the bus lines CANHx and CANLx, which can vary from −12 V to +12 V, to voltages in the range 0 to 5 V, which can be applied to the comparators.

The output signal of the comparators is gated by the ENBx signal. In the disabled state (ENBX = high), the output signal of the comparator will be replaced by a permanently recessive state and does not depend on the bus voltage. In the enabled state the receiver signal sent to the logic unit is identical to the comparator output signal.

Time−out Counter

To avoid that the transceiver drives a permanent dominant state on either of the bus lines (blocking all communication), time−out function is implemented. Signals on pins Tx0 and Text as well as both bus receivers are connected to the logic unit through independent timers. If the input of the timer stays dominant for longer than 25 ms (see parameter t_{dom}), it is replaced by a recessive signal on the timer output.

Feedback Suppression

The logic unit described in Table 3 constantly ensures that dominant symbols on one bus line are transmitted to the other bus line without imposing any priority on either of the lines. This feature would lead to an "interlock" state with permanent dominant signal transmitted to both bus lines, if no extra measure is taken.

Therefore feedback suppression is included inside the logic unit of the transceiver. This block masks−out reception on that bus line, on which a dominant is actively transmitted. The reception becomes active again only with certain delay after the dominant transmission on this line is finished.

Power−on−Reset (POR)

While Vcc voltage is below the POR level, the POR circuit makes sure that:

● The counters are kept in the reset mode and stable state without current consumption
● Inputs are disabled (don't care)
● Outputs are high impedant; only Rx0 = high−level
● Analog blocks are in power down
● Oscillator not running and in power down
● CANHx and CANLx are recessive
● VREF output high impedant for POR not released

Over Temperature Detection

A thermal protection circuit is integrated to prevent the transceiver from damage if the junction temperature exceeds thermal shutdown level. Because the transmitters dissipate most of the total power, the transmitters will be switched off only to reduce power dissipation and IC temperature. All other IC functions continue to operate.

Fault Behavior

A fault like a short circuit is limited to that bus line where it occurs; hence data interchange from the protocol IC to the other bus system is not affected.

When the voltage at the bus lines is going out of the normal operating range (−12 V to +12 V), the receiver is not allowed to erroneously detect a dominant state.

Short Circuits

A current−limiting circuit protects the transmitter output stage from damage caused by an accidental short−circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

The pins CANHx and CANLx are protected from automotive electrical transients (according to "ISO 7637").

ELECTRICAL CHARACTERISTICS

Definitions

All voltages are referenced to GND. Positive currents flow into the IC. Sinking current means that the current is flowing into the pin. Sourcing current means that the current is flowing out of the pin.

Table 4. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Min.	Max.	Unit
V_{CC}	Supply voltage		−0.3	+7	V
V_{CANHx}	DC voltage at pin CANH1/2	0 < V_{CC} < 5.25 V; no time limit	−45	+45	V
V_{CANLx}	DC voltage at pin CANL1/2	0 < V_{CC} < 5.25 V; no time limit	−45	+45	V
V_{digIO}	DC voltage at digital IO pins (EN1B, EN2B, Rint, Rx0, Text, Tx0)		−0.3	V_{CC} + 0.3	V
V_{REF}	DC voltage at pin V_{REF}		−0.3	V_{CC} + 0.3	V
$V_{tran(CANHx)}$	Transient voltage at pin CANH1/2	(Note 4)	−150	+150	V
$V_{tran(CANLx)}$	Transient voltage at pin CANL1/2	(Note 4)	−150	+150	V
$V_{esd(CANLx/CANHx)}$	ESD voltage at CANH1/2 and CANL1/2 pins	(Note 5) (Note 7)	−4 −500	+4 +500	kV V
V_{esd}	ESD voltage at all other pins	(Note 5) (Note 7)	−2 −250	+2 +250	kV V
Latch−up	Static latch−up at all pins	(Note 6)		100	mA
T_{stg}	Storage temperature		−55	+155	°C
T_{amb}	Ambient temperature		−40	+125	°C
T_{junc}	Maximum junction temperature		−40	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
4. Applied transient waveforms in accordance with "ISO 7637 part 3", test pulses 1, 2, 3a, and 3b (see Figure 6)
5. Standardized human body model (HBM) ESD pulses in accordance to MIL883 method 3015. Supply pin 8 is ±2 kV.
6. Static latch−up immunity: static latch−up protection level when tested according to EIA/JESD78.
7. Standardized charged device model ESD pulses when tested according to EOS/ESD DS5.3−1993.

Table 5. THERMAL CHARACTERISTICS

Symbol	Parameter	Conditions	Value	Unit
$R_{th(vj-a)}$	Thermal resistance from junction to ambient in SO20 package	In free air	85	K/W
$R_{th(vj-s)}$	Thermal resistance from junction to substrate of bare die	In free air	45	K/W

DC CHARACTERISTICS

Table 6. DC AND TIMING CHARACTERISTICS

(V_{CC} = 4.75 to 5.25 V; T_{junc} = −40 to +150°C; R_{LT} = 60 W unless specified otherwise.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SUPPLY (pin V$_{CC}$)						
I_{CC}	Supply current, no loads on digital outputs, both busses enabled	Dominant transmitted Recessive transmitted		45	137.5 19.5	mA
PORL_VCC	Power−on−reset level on V_{CC}		2.2		4.7	V
DIGITAL INPUTS (Tx0, Text, EN1B, EN2B)						
V_{IH}	High−level input voltage		0.7 x V_{CC}	−	V_{CC}	V
V_{IL}	Low−level input voltage		−0.3	−	0.3 x V_{CC}	V
I_{IH}	High−level input current	V_{IN} = V_{CC}	−5	0	+5	μA
I_{IL}	Low−level input current	V_{IN} = 0 V	−75	−200	−350	μA
C_i	Input capacitance	Not tested	−	5	10	pF
DIGITAL OUTPUTS (pin Rx0, Rint)						
I_{oh}	High−level output current	V_o = 0.7 x V_{CC}	−5	−10	−15	mA
I_{ol}	Low−level output current	V_o = 0.3 x V_{CC}	5	10	15	mA
REFERENCE VOLTAGE OUTPUT (pin V$_{REF1}$)						
V_{REF}	Reference output voltage	−50 μA < I_{VREF} < +50 μA	0.45 x V_{CC}	0.50 x V_{CC}	0.55 x V_{CC}	V
V_{REF_CM}	Reference output voltage for full common mode range	−35 V < V_{CANHx} < +35 V; −35 V < V_{CANLx} < +35 V	0.40 x V_{CC}	0.50 x V_{CC}	0.60 x V_{CC}	V
BUS LINES (pins CANH1/2 and CANL1/2)						
$V_{o(reces)(CANHx)}$	Recessive bus voltage at pin CANH1/2	V_{Tx0} = V_{CC}; no load	2.0	2.5	3.0	V
$V_{o(reces)(CANLx)}$	Recessive bus voltage at pin CANL1/2	V_{Tx0} = V_{CC}; no load	2.0	2.5	3.0	V
$I_{o(reces)(CANHx)}$	Recessive output current at pin CANH1/2	−35 V < V_{CANHx} < +35 V; 0 V < V_{CC} < 5.25 V	−2.5	−	+2.5	mA
$I_{o(reces)(CANLx)}$	Recessive output current at pin CANL1/2	−35 V < V_{CANLx} < +35 V; 0 V < V_{CC} < 5.25 V	−2.5	−	+2.5	mA
$V_{o(dom)(CANHx)}$	Dominant output voltage at pin CANH1/2	V_{Tx0} = 0 V	3.0	3.6	4.25	V
$V_{o(dom)(CANLx)}$	Dominant output voltage at pin CANL1/2	V_{Tx0} = 0 V	0. 5	1.4	1.75	V
$V_{o(dif)(bus)}$	Differential bus output voltage (V_{CANHx} − V_{CANLx})	V_{Tx0} = 0 V; dominant; 42.5 Ω < R_{LT} < 60 Ω	1.5	2.25	3.0	V
		V_{TxD} = V_{CC}; recessive; no load	−120	0	+50	mV
$I_{o(sc)(CANHx)}$	Short circuit output current at pin CANH1/2	V_{CANHx} = 0 V; V_{Tx0} = 0 V	−45	−70	−120	mA
$I_{o(sc)(CANLx)}$	Short circuit output current at pin CANL1/2	V_{CANLx} = 36 V; V_{Tx0} = 0 V	45	70	120	mA

Table 6. DC AND TIMING CHARACTERISTICS

(V_{CC} = 4.75 to 5.25 V; T_{junc} = −40 to +150°C; R_{LT} = 60 W unless specified otherwise.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BUS LINES (pins CANH1/2 and CANL1/2)						
$V_{i(dif)(th)}$	Differential receiver threshold voltage	−5 V < V_{CANLx} < +12 V; −5 V < V_{CANHx} < +12 V; see Figure 7	0.5	0.7	0.9	V
$V_{ihcm(dif)(th)}$	Differential receiver threshold voltage for high common−mode	−35 V < V_{CANLx} < +35 V; −35 V < V_{CANHx} < +35 V; see Figure 7	0.3	0.7	1.05	V
$V_{i(dif)(hys)}$	Differential receiver input voltage hysteresis	−35 V < V_{CANL} < +35 V; −35 V < V_{CANH} < +35 V; see Figure 7	50	70	100	mV
$R_{i(cm)(CANHx)}$	Common−mode input resistance at pin CANH1/2		15	26	37	KΩ
$R_{i(cm)(CANLx)}$	Common−mode input resistance at pin CANL1/2		15	26	37	KΩ
$R_{i(cm)(m)}$	Matching between pin CANH1/2 and pin CANL1/2 common−mode input resistance	V_{CANHx} = V_{CANLx}	−3	0	+3	%
$R_{i(dif)}$	Differential input resistance		25	50	75	KΩ
$C_{i(CANHx)}$	Input capacitance at pin CANH1/2	V_{Tx0} = V_{CC}; not tested		7.5	20	pF
$C_{i(CANLx)}$	Input capacitance at pin CANL1/2	V_{Tx0} = V_{CC}; not tested		7.5	20	pF
$C_{i(dif)}$	Differential input capacitance	V_{Tx0} = V_{CC}; not tested		3.75	10	pF
$I_{LI(CANHx)}$	Input leakage current at pin CANH1/2	V_{CC} < PORL_VCC; −5.25 V < V_{CANHx} < 5.25 V	−350	170	350	μA
$I_{LI(CANLx)}$	Input leakage current at pin CANL1/2	V_{CC} < PORL_VCC; −5.25 V < V_{CANLx} < 5.25 V	−350	170	350	μA
$V_{CM−peak}$	Common−mode peak during transition from dom → rec or rec → dom	See Figure 11	−1000		1000	mV
$V_{CM−step}$	Difference in common−mode between dominant and recessive state	See Figure 11	−250		250	mV
THERMAL SHUTDOWN						
$T_{j(sd)}$	Shutdown junction temperature		150			°C
TIMING CHARACTERISTICS (see Figures 8 and 9)						
$t_{d(Tx−BUSon)}$	Delay Tx0/Text to bus active		40	85	120	ns
$t_{d(Tx−BUSoff)}$	Delay Tx0/Text to bus inactive		30	60	115	ns
$t_{d(BUSon−RX)}$	Delay bus active to Rx0/Rint		25	55	115	ns
$t_{d(BUSoff−RX)}$	Delay bus inactive to Rx0/Rint		65	100	145	ns
$t_{d(ENxB)}$	Delay from EN1B to bus active/inactive			100	200	ns
$t_{d(Tx−Rx)}$	Delay from Tx0 to Rx0/Rint and from Text to Rx0 (direct logical path)	15 pF on the digital output	4	10	35	ns
t_{dom}	Time out counter interval		15	25	45	ms
$t_{d(FBS)}$	Delay for feedback suppression release		5+ $t_{d(BUSon−RX)}$		300	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Measurement Set−ups and Definitions

Schematics are given for single CAN transceiver.

Figure 6. Test Circuit for Automotive Transients

Figure 7. Hysteresis of the Receiver

Figure 8. Test Circuit for Timing Characteristics

Figure 9. Timing Diagram for AC Characteristics

**Figure 10. Basic Test Set−up for Electromagnetic Measurement**

**Figure 11. Common−mode Voltage Peaks (see Measurement Set−up Figure 10)**

Company or Product Inquiries

For more information about ON Semiconductor's products or services visit our Web site at http://www.onsemi.com.

SOIC 20 W
CASE 751AQ
ISSUE O

DATE 19 JUN 2008

E   H

PIN 1 INDICATOR

SEATING PLANE

D

A2   A   A1

e   B

h x 45°

0° min

C

SEE DETAIL A

7° TYP

PARTING LINE

α°   L

DETAIL A

DIMENSIONS IN INCHES			
SYMBOL	MIN.	NOM.	MAX.
A	0.093	0.099	0.104
A1	0.004	0.008	0.012
A2	0.088	0.094	0.100
B	0.013	0.016	0.020
C	0.0090	0.0100	0.0125
D	0.496	0.503	0.510
E	0.292	0.296	0.299
e	.050 BSC.		
H	0.394	0.402	0.419
h	0.010	0.015	0.019
L	0.016	0.033	0.050
α	0°	5°	8°

DOCUMENT NUMBER:	98AON30891E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC 20 W		PAGE 1 OF 1

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical–documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊