# High Speed CAN Transceiver

#### Introduction

The AMIS-30663 CAN transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus and may be used in both 12 V and 24 V systems. The digital interface level is powered from a 3.3 V supply providing true I/O voltage levels for 3.3 V CAN controllers.

The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller. Due to the wide common–mode voltage range of the receiver inputs, the AMIS–30663 is able to reach outstanding levels of electromagnetic susceptibility (EMS). Similarly, extremely low electromagnetic emission (EME) is achieved by the excellent matching of the output signals.

## **Key Features**


- Fully Compatible with the "ISO 11898-2" Standard
- Certified "Authentication on CAN Transceiver Conformance (d1.1)"
- High Speed (up to 1 Mbit/s)
- Ideally Suited for 12 V and 24 V Industrial and Automotive Applications
- Low EME Common-mode-choke is No Longer Required
- Differential Receiver with Wide Common-mode Range (±35 V) for High EMS
- No Disturbance of the Bus Lines with an Un-powered Node
- Transmit Data (TxD) Dominant Time-out Function
- Thermal Protection
- Bus Pins Protected Against Transients in an Automotive Environment
- Short Circuit Proof to Supply Voltage and Ground
- Logic Level Inputs Compatible with 3.3 V Devices
- ESD Protection Level for CAN Bus up to ±8 kV
- This is a Pb-Free Device



# ON Semiconductor®

http://onsemi.com

#### **PIN ASSIGNMENT**



**Table 1. Ordering Information** 

			Container		
Part Number	Description	Package	Shipping Configuration <sup>†</sup>	Quantity	Temp. Range
AMIS30663CANG2G	HS CAN Transc. (3.3 V)	SOIC-8 GREEN	Tube/Tray	96	–40°C to 125°C
AMIS30663CANG2RG	HS CAN Transc. (3.3 V)	SOIC-8 GREEN	Tape & Reel	3000	–40°C to 125°C

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **Table of Contents**

Page	
Introduction	
Key Features 1	
Ordering Information	
Block Diagram 2	
Technical Characteristics	
Pin List and Descriptions	
Functional Description 4	
Maximum Ratings 5	ì
DC Characteristics 5	ì
Measurement Set-ups and Definitions 8	ļ
Soldering Information	)
Package Outline	




Figure 1. Block Diagram

**Table 2. Technical Characteristics** 

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CANH</sub>	DC voltage at pin CANH	0 < VCC < 5.25 V; no time limit	-45	+45	V
V <sub>CANL</sub>	DC voltage at pin CANL	0 < VCC < 5.25 V; no time limit	-45	+45	V
Vo(dif)(bus_dom)	Differential bus output voltage in dominant state	42.5 Ω < RLT < 60 Ω	1.5	3	V
tpd(rec-dom)	Propagation delay TxD to RxD	Figure 7	100	230	ns
t <sub>pd(dom-rec)</sub>	Propagation delay TxD to RxD	Figure 7	100	245	ns
CM-range	Input common-mode range for comparator	Guaranteed differential receiver threshold and leakage current	-35	+35	V
$V_{\text{CM-peak}}$	Common-mode peak	Figures 8 and 9 (Note 1)	-500	500	mV
V <sub>CM-step</sub>	Common-mode step	Figures 8 and 9 (Note 1)	-150	150	mV

<sup>1.</sup> The parameters VCM-peak and VCM-step guarantee low EME.

# **Typical Application**




Figure 2. Application Diagram




Figure 3. Pin Configuration

Table 3. Pin Out

Pin	Name	Description
1	TxD	Transmit data input; low input $\rightarrow$ dominant driver; internal pull-up current
2	GND	Ground
3	V <sub>CC</sub>	Supply voltage
4	RxD	Receive data output; dominant transmitter $ ightarrow$ low output
5	V <sub>REF</sub>	Reference voltage output
6	CANL	LOW-level CAN bus line (low in dominant mode)
7	CANH	HIGH-level CAN bus line (high in dominant mode)
8	V <sub>33</sub>	3.3 V supply for digital I/O

#### **Functional Description**

#### General

The AMIS-30663 is the interface between the CAN protocol controller and the physical bus. It is intended for use in automotive and industrial applications requiring baud rates up to 1 Mbaud. It provides differential transmit capability to the bus and differential receiver capability to the CAN protocol controller. It is fully compatible to the "ISO 11898–2" standard.

# Operating Modes

AMIS-30663 only operates in high-speed mode as illustrated in Table 4.

The transceiver is able to communicate via the bus lines. The signals are transmitted and received to the CAN controller via the pins TxD and RxD. The slopes on the bus lines outputs are optimised to give extremely low EME.

Table 4. Function Table (X = don't care)

	P	in		Bus			
Mode	TxD	RxD	State	CANH	CANL		
4.75 V < Vcc < 5.25 V							
High	0	0	Dominant	High	Low		
Speed	1	1	Recessive	0.5 Vcc	0.5 Vcc		
Vcc < POR	L						
-	Х	1	Recessive	0 < V <sub>CANH</sub> < V <sub>CC</sub>	0 < V <sub>CANL</sub> < V <sub>CC</sub>		
PORL < Vcc < 4.75 V							
-	> V <sub>IH</sub>	1	Recessive	0 < V <sub>CANH</sub> < V <sub>CC</sub>	0 < V <sub>CANL</sub> < V <sub>CC</sub>		

## **Over-temperature Detection**

A thermal protection circuit protects the IC from damage by switching off the transmitter if the junction temperature exceeds a value of approximately 160°C. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is reduced. All other IC functions continue to operate. The transmitter off–state resets when pin TxD goes HIGH. The thermal protection circuit is particularly needed when a bus line short circuits.

#### **TxD Dominant Time-out Function**

A TxD dominant time-out timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TxD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TxD. If the duration of the LOW-level on pin TxD exceeds the internal timer value  $t_{\rm dom}$ , the transmitter is disabled, driving the bus into a recessive state. The timer is reset by a positive edge on pin TxD.

## Fail-safe Features

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage – although power dissipation increases during this fault condition.

The pins CANH and CANL are protected from automotive electrical transients (according to "ISO 7637"; see Figure 4).

Should TxD become disconnected, this pin is pulled high internally.

When the Vcc supply is removed, pins TxD and RxD will be floating. This prevents the AMIS-30663 from being supplied by the CAN controller through the I/O pins.

#### 3.3 V Interface

AMIS-30663 may be used to interface with 3.3 V or 5 V controllers by use of the  $V_{33}$  pin. This pin may be supplied with 3.3 V or 5 V to have the corresponding digital interface voltage levels.

When the  $V_{33}$  pin is supplied at 2.5 V, even interfacing with 2.5 V CAN controllers is possible. See also Digital Output Characteristics @  $V_{33} = 2.5$  V, Table 8. In this case a pull resistor from TxD to  $V_{33}$  is necessary.

#### **Electrical Characteristics**

#### **Definitions**

All voltages are referenced to GND (pin 2). Positive currents flow into the IC. Sinking current means that the current is flowing into the pin. Sourcing current means that the current is flowing out of the pin.

# **Absolute Maximum Ratings**

Stresses above those listed in Table 5 may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may effect device reliability.

**Table 5. Absolute Maximum Ratings** 

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage		-0.3	+7	V
V <sub>33</sub>	I/O interface voltage		-0.3	+7	V
$V_{CANH}$	DC voltage at pin CANH	0 < V <sub>CC</sub> < 5.25 V; no time limit	-45	+45	V
$V_{CANL}$	DC voltage at pin CANL	0 < V <sub>CC</sub> < 5.25 V; no time limit	-45	+45	V
$V_{TxD}$	DC voltage at pin TxD		-0.3	V <sub>CC</sub> + 0.3	V
$V_{RxD}$	DC voltage at pin RxD		-0.3	V <sub>CC</sub> + 0.3	V
VREF	DC voltage at pin VREF		-0.3	VCC + 0.3	V
V <sub>tran(CANH)</sub>	Transient voltage at pin CANH	(Note 2)	-150	+150	V
V <sub>tran(CANL)</sub>	Transient voltage at pin CANL	(Note 2)	-150	+150	V
V <sub>tran(VREF)</sub>	Transient voltage at pin VREF	(Note 2)	-150	+150	V
V <sub>esd(CANL/CANH)</sub>	Electrostatic discharge voltage at CANH and CANL pin	(Note 3) (Note 6)	-8 -500	+8 +500	kV V
V <sub>esd</sub>	Electrostatic discharge voltage at all other pins	(Note 4) (Note 6)	-4 -250	+ 4 +250	kV V
Latch-up	Static latch-up at all pins	(Note 5)		100	mA
T <sub>stg</sub>	Storage temperature		-55	+155	°C
T <sub>amb</sub>	Ambient temperature		-40	+125	°C
T <sub>junc</sub>	Maximum junction temperature		-40	+150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 2. Applied transient waveforms in accordance with "ISO 7637 part 3", test pulses 1, 2, 3a and 3b (see Figure 4).
- 3. Standardized human body model system ESD pulses in accordance to IEC 1000.4.2.
- 4. Standardized human body model ESD pulses in accordance to MIL883 method 3015. Supply pin 8 is ±4 kV.
- 5. Static latch-up immunity: static latch-up protection level when tested according to EIA/JESD78.
- 6. Standardized charged device model ESD pulses when tested according to EOS/ESD DS5.3-1993.

# **Table 6. Thermal Characteristics**

	Symbol	bol Parameter		Value	Unit
Γ	$R_{th(vj-a)}$	Thermal resistance from junction to ambient in SO8 package	In free air	145	K/W
	$R_{th(vj-s)}$	Thermal resistance from junction to substrate of bare die	In free air	45	K/W

#### **Table 7. DC Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply (pin V	<sub>CC</sub> and pin V <sub>33</sub> )					
Icc	Supply current	Dominant; $V_{TXD} = 0 \text{ V}$ Recessive; $V_{TXD} = V_{CC}$		45 4	65 8	mA
l <sub>33</sub>	I/O interface current	$V_{33}$ = 3.3 V; $C_L$ = 20 pF; recessive			1	μΑ
l <sub>33</sub>	I/O interface current (Note 7)	V <sub>33</sub> = 3.3 V; C <sub>L</sub> = 20 pF; 1 Mbps			170	μΑ
Transmitter Da	ata Input (pin TxD)	•				
V <sub>IH</sub>	HIGH-level input voltage	Output recessive	2.0	-	V <sub>CC</sub>	V
V <sub>IL</sub>	LOW-level input voltage	Output dominant	-0.3	-	+0.8	V
I <sub>IH</sub>	HIGH-level input current	$V_{TxD} = V_{33}$	-1	0	+1	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>TxD</sub> = 0 V	-50	-200	-300	μΑ

7. Not tested on ATE.

**Table 7. DC Characteristics** 

(V<sub>CC</sub> = 4.75 to 5.25 V; V<sub>33</sub> = 2.9 V to 3.6 V; T<sub>junc</sub> = -40 to +150°C; R<sub>LT</sub> = 60  $\Omega$  unless specified otherwise.)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Transmitter Dat	ta Input (pin TxD)					
C <sub>i</sub>	Input capacitance (Note 7)		-	5	10	pF
Receiver Data (	Output (pin RxD)					•
V <sub>OH</sub>	HIGH-level output voltage	I <sub>RXD</sub> = - 10 mA	0.7 x V <sub>33</sub>	0.75 x V <sub>33</sub>		V
V <sub>OL</sub>	LOW-level output voltage	I <sub>RXD</sub> = 5 mA		0.18	0.35	V
l <sub>oh</sub>	HIGH-level output current (Note 7)	$V_{RxD} = 0.7 \times V_{33}$	-10	-15	-20	mA
l <sub>ol</sub>	LOW-level output current (Note 7)	V <sub>RxD</sub> = 0.45 V	5	10	15	mA
Reference Volta	age Output (pin V <sub>REF</sub> )					
V <sub>REF</sub>	Reference output voltage	-50 μA < I <sub>VREF</sub> < +50 μA	0.45 x V <sub>CC</sub>	0.50 x V <sub>CC</sub>	0.55 x V <sub>CC</sub>	V
V <sub>REF_CM</sub>	Reference output voltage for full common-mode range	-35 V < V <sub>CANH</sub> < +35 V; -35 V < V <sub>CANL</sub> < +35 V	0.40 x V <sub>CC</sub>	0.50 x V <sub>CC</sub>	0.60 x V <sub>CC</sub>	V
Bus Lines (pins	s CANH and CANL)					
V <sub>o(reces)(CANH)</sub>	Recessive bus voltage at pin CANH	V <sub>TxD</sub> = V <sub>CC</sub> ; no load	2.0	2.5	3.0	V
V <sub>o(reces)(CANL)</sub>	Recessive bus voltage at pin CANL	V <sub>TxD</sub> = V <sub>CC</sub> ; no load	2.0	2.5	3.0	V
I <sub>o(reces)</sub> (CANH)	Recessive output current at pin CANH	-35 V < V <sub>CANH</sub> < +35 V; 0 V < V <sub>CC</sub> < 5.25 V	-2.5	-	+2.5	mA
I <sub>o(reces)</sub> (CANL)	Recessive output current at pin CANL	-35 V < V <sub>CANL</sub> < +35 V; 0 V < V <sub>CC</sub> < 5.25 V	-2.5	-	+2.5	mA
V <sub>o(dom) (CANH)</sub>	Dominant output voltage at pin CANH	V <sub>TxD</sub> = 0 V	3.0	3.6	4.25	V
V <sub>o(dom) (CANL)</sub>	Dominant output voltage at pin CANL	V <sub>TxD</sub> = 0 V	0. 5	1.4	1.75	V
Vo(dif) (bus)	Differential bus output voltage (V <sub>CANH</sub> – V <sub>CANL</sub> )	$V_{TxD}$ = 0 V; dominant; 42.5 $\Omega$ < R <sub>LT</sub> < 60 $\Omega$	1.5	2.25	3.0	V
		V <sub>TxD</sub> = V <sub>CC</sub> ; recessive; no load	-120	0	+50	mV
I <sub>o(sc)</sub> (CANH)	Short circuit output current at pin CANH	$V_{CANH} = 0 \text{ V}; V_{TxD} = 0 \text{ V}$	-45	-70	-95	mA
I <sub>o(sc)</sub> (CANL)	Short circuit output current at pin CANL	V <sub>CANL</sub> = 36 V; V <sub>TxD</sub> = 0 V	45	70	120	mA
$V_{i(dif)(th)}$	Differential receiver threshold voltage	-5 V < V <sub>CANL</sub> < +12 V; -5 V < V <sub>CANH</sub> < +12 V; see Figure 5	0.5	0.7	0.9	V
V <sub>ihcm(dif)</sub> (th)	Differential receiver threshold voltage for high common-mode	-35 V < V <sub>CANL</sub> < +35 V; -35 V < V <sub>CANH</sub> < +35 V; see Figure 5	0.25	0.7	1.05	V
$V_{i(dif)\ (hys)}$	Differential receiver input voltage hysteresis	-35 V < V <sub>CANL</sub> < +35 V; -35 V < V <sub>CANH</sub> < +35 V; see Figure 5	50	70	100	mV
Bus Lines (pins	CANH and CANL)					
$R_{i(cm)(CANH)}$	Common-mode input resistance at pin CANH		15	25	37	ΚΩ
R <sub>i(cm)</sub> (CANL)	Common-mode input resistance at pin CANL		15	25	37	ΚΩ
R <sub>i(cm)(m)</sub>	Matching between pin CANH and pin CANL common-mode input resistance	V <sub>CANH</sub> = V <sub>CANL</sub>	-3	0	+3	%

7. Not tested on ATE.

# **Table 7. DC Characteristics**

(V<sub>CC</sub> = 4.75 to 5.25 V; V<sub>33</sub> = 2.9 V to 3.6 V; T<sub>junc</sub> = -40 to +150 °C; R<sub>LT</sub> = 60  $\Omega$  unless specified otherwise.)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Bus Lines (pin	s CANH and CANL)	•	•		•	
R <sub>i(dif)</sub>	Differential input resistance		25	50	75	ΚΩ
C <sub>i(CANH)</sub>	Input capacitance at pin CANH	$V_{TxD} = V_{CC}$ ; not tested		7.5	20	pF
C <sub>i(CANL)</sub>	Input capacitance at pin CANL	$V_{TxD} = V_{CC}$ ; not tested		7.5	20	pF
C <sub>i(dif)</sub>	Differential input capacitance	V <sub>TxD</sub> = V <sub>CC</sub> ; not tested		3.75	10	pF
I <sub>LI(CANH)</sub>	Input leakage current at pin CANH	V <sub>CC</sub> = 0 V; V <sub>CANH</sub> = 5 V	10	170	250	μА
I <sub>LI(CANL)</sub>	Input leakage current at pin CANL	V <sub>CC</sub> = 0 V; V <sub>CANL</sub> = 5 V	10	170	250	μΑ
V <sub>CM-peak</sub>	Common–mode peak during transition from dom $\rightarrow$ rec or rec $\rightarrow$ dom	Figures 8 and 9	-500		500	mV
V <sub>CM-step</sub>	Difference in common–mode between dominant and recessive state	Figures 8 and 9	-150		150	mV
Power on Rese	et		•	•		
PORL	POR level	CANH, CANL, V <sub>ref</sub> in tri- state below POR level	2.2	3.5	4.7	V
Thermal Shutd	lown		•	•		
T <sub>j(sd)</sub>	shutdown junction temperature		150	160	180	°C
Timing Charac	teristics (see Figures 6 and 7)					
t <sub>d(TxD-BUSon)</sub>	Delay TxD to bus active		40	85	110	ns
t <sub>d(TxD-BUSoff)</sub>	Delay TxD to bus inactive		30	60	110	ns
t <sub>d(BUSon-RxD)</sub>	Delay bus active to RxD		25	55	110	ns
t <sub>d(BUSoff-RxD)</sub>	Delay bus inactive to RxD		65	100	135	ns
t <sub>pd(rec-dom)</sub>	Propagation delay TxD to RxD from recessive to dominant		100		230	ns
t <sub>d(dom-rec)</sub>	Propagation delay TxD to RxD from dominant to recessive		100		245	ns
t <sub>dom(TxD)</sub>	TxD dominant time for time out	V <sub>TxD</sub> = 0 V	250	450	750	μs

<sup>7.</sup> Not tested on ATE.

Table 8. Digital Output Characteristics @  $V_{33}$  = 2.5 V ( $V_{CC}$  = 4.75 to 5.25 V;  $V_{33}$  = 2.5 V  $\pm$ 5%;  $V_{100}$  = -40 to +150°C;  $V_{100}$  = 60  $V_{100}$  unless specified otherwise.)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Receiver Data Output (pin RxD)							
l <sub>oh</sub>	HIGH-level output current	V <sub>OH</sub> > 0.9 x V <sub>33</sub>	-2.6			mA	
I <sub>ol</sub>	LOW-level output current	V <sub>OL</sub> < 0.1 x V <sub>33</sub>			4	mA	

# **Measurement Set-ups and Definitions**




Figure 4. Test Circuit for Automotive Transients




Figure 5. Hysteresis of the Receiver




Figure 6. Test Circuit for Timing Characteristics




Figure 7. Timing Diagram for AC Characteristics




Figure 8. Basic Test Set-up for Electromagnetic Measurement




Figure 9. Common-mode Voltage Peaks (see measurement set-up Figure 8)

#### Soldering

#### **Introduction to Soldering Surface Mount Packages**

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in the ON Semiconductor "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011). There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards (PCB) with high population densities. In these situations re-flow soldering is often used.

#### Re-flow Soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the PCB by screen printing, stencilling or pressure–syringe dispensing before package placement. Several methods exist for re–flowing; for example, infrared/convection heating in a conveyor type oven.

Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical re-flow peak temperatures range from 215 to 250°C. The top-surface temperature of the packages should preferably be kept below 230°C.

#### **Wave Soldering**

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or PCBs with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed. If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - 1. Larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the PCB;
  - 2. Smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the PCB. The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the PCB. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Typical dwell time is four seconds at 250°C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual Soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300°C.

When using a dedicated tool, all other leads can be soldered in one operation within two to five seconds between 270 and 320°C.

**Table 9. Soldering Process** 

	Soldering Method		
Package	Wave	Re-flow (Note 8)	
BGA, SQFP	Not suitable	Suitable	
HLQFP, HSQFP, HSOP, HTSSOP, SMS	Not suitable (Note 9)	Suitable	
PLCC (Note 10), SO, SOJ	Suitable	Suitable	
LQFP, QFP, TQFP	Not recommended (Notes 10 and 11)	Suitable	
SSOP, TSSOP, VSO	Not recommended (Note 12)	Suitable	

- 8. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods."
- 9. These packages are not suitable for wave soldering as a solder joint between the PCB and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 10. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 11. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 12. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### **Company or Product Inquiries**

For more information about ON Semiconductor's products or services visit our Web site at http://onsemi.com.






SOIC-8 CASE 751AZ **ISSUE B** 

**END VIEW** 

**DATE 18 MAY 2015** 



SEATING PLANE С

#### NOTES:


- IES:
  DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. 3. ALLOWABLE PROTRUSION SHALL BE 0.004 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- MAXIMUM MATERIAL CONDITION.
  DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS
  OR GATE BURRS, MOLD FLASH, PROTRUSIONS OR GATE BURRS
  SHALL NOT EXCEED 0.006 mm PER SIDE. DIMENSION E1 DOES
  NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD
- FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
  THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTER-MOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
  DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM H.
- DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

	MILLIMETERS		
DIM	MIN	MAX	
Α	i	1.75	
A1	0.10	0.25	
A2	1.25		
b	0.31	0.51	
С	0.10	0.25	
D	4.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
е	1.27 BSC		
h	0.25	0.41	
L	0.40	1.27	
L2	0.25 BSC		

#### **RECOMMENDED** SOLDERING FOOTPRINT\*

SIDE VIEW

NOTE 8



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

= Wafer Lot L Υ = Year W = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34918E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales