

DS26C32AT/DS26C32AM Quad Differential Line Receiver

Check for Samples: DS26C32AM, DS26C32AT

FEATURES

- CMOS Design for Low Power
- ±0.2V Sensitivity over Input Common Mode Voltage Range
- Typical Propagation Delays: 19 ns
- · Typical Input hysteresis: 60 mV
- Inputs Won't Load Line When V_{CC} = 0V
- Meets the Requirements of EIA Standard RS-422
- TRI-STATE Outputs for Connection to System Buses
- Available in Surface Mount
- Mil-Std-883C Compliant


DESCRIPTION

The DS26C32A is a quad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS.

The DS26C32A has an input sensitivity of 200 mV over the common mode input voltage range of ±7V. The DS26C32A features internal pull-up and pull-down resistors which prevent output oscillation on unused channels.

The DS26C32A provides an enable and disable function common to all four receivers. It also features TRI-STATE outputs with 6 mA source and sink capability. This product is pin compatible with the DS26LS32A and the AM26LS32.


Logic Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Connection Diagrams



For Complete Military Product Specifications, refer to the appropriate SMD or MDS.

Figure 1. PDIP Package See Package Number D0016A or NFG0016E See Package Number NAJ0020A, NFE0016A or NAD0016A




Figure 2. 20-Lead Ceramic Leadless Chip Carrier LCCC Package



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

Absolute Maximum Ratings (1)(2)(3)

	<u></u>
Supply Voltage (V _{CC})	7V
Common Mode Range (V _{CM})	±14V
Differential Input Voltage (V _{DIFF})	±14V
Enable Input Voltage (V IN)	7V
Storage Temperature Range (T _{STG})	−65°C to +150°C
Lead Temperature (Soldering 4 sec.)	260°C
Maximum Power Dissipation at 25°C (4)	
Ceramic NFE0016A Package	2308 mW
Plastic NFG0016E Package	1645 mW
SOIC D0016A Package	1190 mW
Ceramic NAJ0020A Package	2108 mW
Ceramic NAD0016A Package	1215 mW
Maximum Current Per Output	±25 mA
This device does not meet 2000V ESD rating. (5)	

- (1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
- (2) Unless otherwise specified, all voltages are referenced to ground.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications
- (4) Ratings apply to ambient temperature at 25°C. Above this temperature derate N Package 13.16 mW/°C, J Package 15.38 mW/°C, M Package 9.52 mW/°C, E Package 12.04 mW/°C, and W package 6.94 mW/°C.
- (5) ESD Rating: HBM (1.5 kΩ, 100 pF) Inputs ≥2000V All other pins ≥1000V EIAJ (0Ω, 200 pF) ≥350V

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.50	5.50	V
Operating Temperature Range (T _A)			
DS26C32AT	-40	+85	°C
DS26C32AM	-55	+125	°C
Enable Input Rise or Fall Times		500	ns

DC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)⁽¹⁾

	Parameter	Test Condit	ions	Min	Тур	Max	Units
V _{TH} Minimum Differential Input Voltage		$V_{OUT} = V_{OH} \text{ or } V_{OL}$ -7V < V_{CM} < +7V		-200	35	+200	mV
R _{IN}	Input Resistance	$V_{IN} = -7V$, $+7V$	DS26C32AT	5.0	6.8	10	kΩ
		(Other Input = GND)	DS26C32AM	4.5	6.8	11	kΩ
I _{IN}	Input Current	$V_{IN} = +10V$,	DS26C32AT		+1.1	+1.5	mA
		Other Input = GND	DS26C32AM		+1.1	+1.8	mA
		$V_{IN} = -10V$, DS26C32AT			-2.0	-2.5	mA
		Other Input = GND	DS26C32AM		-2.0	-2.7	mA
V _{OH}	Minimum High Level	V _{CC} = Min, V _{DIFF} = +1V	3.8	4.2		V	
	Output Voltage	I _{OUT} = −6.0 mA					
V _{OL}	Maximum Low Level	$V_{CC} = Max, V_{DIFF} = -1V$		0.2	0.3	V	
	Output Voltage	I _{OUT} = 6.0 mA					
V _{IH}	Minimum Enable High Input Level Voltage			2.0			V
V _{IL}	Maximum Enable Low Input Level Voltage					0.8	V

⁽¹⁾ Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.



DC Electrical Characteristics (continued)

 $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)⁽¹⁾

	Parameter	Test Condi	Test Conditions				Units
I _{OZ} Maximum TRI-STATE Output Leakage Current		$V_{OUT} = V_{CC}$ or GND, $ENABLE = V_{IL}$, $ENABLE = V_{IH}$			±0.5	±5.0	μА
l _l	Maximum Enable Input Current	V _{IN} = V _{CC} or GND				±1.0	μΑ
I _{CC}	Quiescent Power	V _{CC} = Max,	DS26C32AT		16	23	mA
	Supply Current	$V_{DIF} = +1V$	DS26C32AM		16	25	mA
V _{HYST}	Input Hysteresis	V _{CM} = 0V			60		mV

AC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ (1)

	Danamatan	Toot Conditions	N4:	T	М	Units		
	Parameter	Test Conditions	Min	Тур	DS26C32AT	DS26C32AM	Units	
t _{PLH} ,	Propagation Delay	C _L = 50 pF	10	19	30	35	ns	
t _{PHL}	Input to Output	V _{DIFF} = 2.5V						
		V _{CM} = 0V						
t _{RISE} ,	Output Rise and	C _L = 50 pF		4	9	9	ns	
t _{FALL}	Fall Times	V _{DIFF} = 2.5V						
		V _{CM} = 0V						
t _{PLZ} ,	Propagation Delay	C _L = 50 pF		13	22	29	ns	
t _{PHZ}	ENABLE to Output	$R_L = 1000\Omega$						
		V _{DIFF} = 2.5V						
t _{PZL} ,	Propagation Delay	C _L = 50 pF		13	23	29	ns	
t _{PZH}	ENABLE to Output	$R_L = 1000\Omega$	R _L = 1000Ω					
		V _{DIFF} = 2.5V						

⁽¹⁾ Unless otherwise specified, Min/Max limits apply over recommended operating conditions. All typicals are given for $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Comparison Table of Switching Characteristics into "LS-Type" Load

(Figure 6, Figure 7, and Figure 8) (1)

	Parameter	Test Conditions	DS26C32A	DS26LS32A	Units	
	Farameter	rest Conditions	Тур	Тур	Oilles	
t _{PLH}	Input to Output	C _L = 15 pF	17	23	ns	
t _{PHL}			19	23	ns	
t_{LZ}	ENABLE to Output	$C_L = 5 pF$	13	15	ns	
t_{HZ}			12	20	ns	
t_{ZL}	ENABLE to Output	C _L = 15 pF	13	14	ns	
t_{ZH}			13	15	ns	

(1) This table is provided for comparison purposes only. The values in this table for the DS26C32A reflect the performance of the device, but are not tested.

Submit Documentation Feedback



TEST AND SWITCHING WAVEFORMS





Figure 3. Propagation Delay



C_L includes load and test jig capacitance.

 $S_1 = V_{CC}$ for t _{PZL}, and t_{PLZ} measurements.

 S_1 = Gnd for t_{PZH} and t_{PHZ} measurements.

Figure 4. Test Circuit for TRI-STATE Output Tests




Figure 5. TRI-STATE Output Enable and Disable Waveforms

AC Test Circuit and Switching Time Waveforms

Copyright © 1998-2013, Texas Instruments Incorporated




Figure 6. Load Test Circuit for TRI-STATE Outputs for "LS-Type" Load

Product Folder Links: DS26C32AM DS26C32AT







Figure 7. Propagation Delay for "LS-Type" Load



- (1) Diagram shown for ENABLE low.
- (2) S1 and S2 of load circuit are closed except where shown.
- (3) Pulse generator for all pulses: Rate \leq 1.0 MHz; $Z_O = 50\Omega$; $t_r \leq$ 15 ns; $t_f \leq$ 6.0 ns.

Figure 8. Enable and Disable Times for "LS-Type" Load

Truth Table⁽¹⁾

ENABLE	ENABLE	Input	Output
L	Н	X	Z
	Other	V _{ID} ≥ V _{TH} (Max)	Н
	ations of Inputs	V _{ID} ≤ V _{TH} (Min)	L
Ellabic	, inputo	Open	Н

(1) Z = TRI-STATE

TYPICAL APPLICATIONS






Figure 9. Two-Wire Balanced Systems, RS-422


Submit Documentation Feedback





Typical Performance Characteristics





















Typical Performance Characteristics (continued)



















Typical Performance Characteristics (continued)











www.ti.com

REVISION HISTORY

Ch	nanges from Revision B (April 2013) to Revision C	Page)
•	Changed layout of National Data Sheet to TI format	9	9

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated

10



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS26C32ATM/NOPB	ACTIVE	SOIC	D	16	48	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	DS26C32ATM	Samples
DS26C32ATMX/NOPB	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	DS26C32ATM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS26C32ATMX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DS26C32ATMX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Sep-2024

TUBE



*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ı	DS26C32ATM/NOPB	D	SOIC	16	48	495	8	4064	3.05

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated