

**Vishay Siliconix** 



## Low Voltage, 300-MHz - 3 dB Bandwidth, SPDT Analog Switch with Power Down Protection

(2:1 Multiplexer/Demultiplexer Bus Switch)

#### DESCRIPTION


The DG3157A, DG3157B are high-speed single-pole double-throw, low voltage switch. Using sub-micro CMOS technology, the DG3157A, DG3157B achieves low on-resistance and negligible propagation delay. The DG3157A, DG3157B can handle both analog and digital signals and permits signals with amplitudes of up to  $V_{CC}$  to be transmitted in either direction. Select pin of control logic input can be over the V+. When the select pin is low, B<sub>0</sub> is connected to the output A pin. When the select pin is high, B<sub>1</sub> is connected to the output A pin. The path that is open will have a high-impedance state with respect to the output A pin. Break before make is guaranteed. The DG3157A has an internal pull down resistor on the control pin S, while the DG3157B does not.

#### FEATURES


switching

- Ultra small miniQFN6 package of 1 mm x 1.2 mm
- Wide operation voltage range: 1.8 V to 5.5 V
- Useful in both analog and digital signal
- 300 MHz 3 dB bandwidth
- Power down safe design
- Low voltage logic threshold: V<sub>th</sub>(high) = 1.2 V at V+ = 3.3 V
- · Minimal propagation delay
- Break-before-make switching
- Zero bounce in flow-through mode
- > 300 mA latch up current per JESD78
- > 8 kV ESD/HBM
- DG3157A version has internal pull down resistor on control pin S

#### FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION







Device Marking: D

\* Pb containing terminations are not RoHS compliant, exemptions may apply.

| TRUTH TABLE     |                               |
|-----------------|-------------------------------|
| Logic Input (S) | Function                      |
| 0               | B <sub>0</sub> Connected to A |
| 1               | B <sub>1</sub> Connected to A |

| ORDERING INFORMATION |           |                 |  |  |  |
|----------------------|-----------|-----------------|--|--|--|
| Temp. Range          | Package   | Part Number     |  |  |  |
| - 40 °C to 85 °C     | miniQFN-6 | DG3157ADN-T1-E4 |  |  |  |
|                      |           | DG3157BDN-T1-E4 |  |  |  |





# Vishay Siliconix



#### **ABSOLUTE MAXIMUM RATINGS**

| Parameter                                     | Limit                  | Unit              |    |  |  |
|---|------------------------|-------------------|----|--|--|
| Reference V+ to GND                           | - 0.3 to + 6           | V                 |    |  |  |
| S, A, B <sup>a</sup>                          | - 0.3 to (V+ + 0.3)    | V                 |    |  |  |
| Continuous Current (Any terminal)             | ± 50                   | mA                |    |  |  |
| Peak Current (Pulsed at 1 ms, 10 % duty cycle | ± 200                  | ma                |    |  |  |
| Storage Temperature                           | D-Suffix               | uffix - 65 to 150 |    |  |  |
| Power Dissipation (Packages) <sup>b</sup>     | miniQFN-6 <sup>c</sup> | 160               | mW |  |  |

Notes:

a. Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC board.

c. Derate 2.0 mW/°C above 70 °C.

|                          |                      | Test Conditions<br>Unless Otherwise Specified<br>V+ = 3.0 V, V <sub>SL</sub> = 0.5 V, V <sub>SH</sub> = 2.0 V <sup>e</sup> |   |                    | Limits<br>- 40 °C to 85 °C |                   |                   |      |
|--------------------------|----------------------|--|---|--------------------|----------------------------|-------------------|-------------------|------|
| Parameter                | Symbol               |  |   | Temp. <sup>a</sup> | Min. <sup>b</sup>          | Typ. <sup>c</sup> | Max. <sup>b</sup> | Unit |
| DC Characteristics       |                      |  |   |                    |                            |                   |                   |      |
|                          |                      | V+ = 1.65 to 1.95 V  |   |                    | 1.2                        |                   |                   |      |
| High Level Input Voltage | V <sub>SH</sub>      | V+ = 2.0 to 2.6 V  |   |                    | 1.4                        |                   |                   |      |
| nigh zovor input voltago | - 31                 |  | = 2.7 to 3.6 V                                    |                    | 2.0                        |                   |                   |      |
|                          |                      |  | = 4.5 to 5.5 V                                    | Full               | 2.4                        |                   |                   | v    |
|                          |                      |  | 1.65 to 1.95 V                                    |                    |                            |                   | 0.3               |      |
| Low Level Input Voltage  | V <sub>SL</sub>      |  | = 2.0 to 2.6 V                                    |                    |                            |                   | 0.4               |      |
|                          | 0L                   |  | = 2.7 to 3.6 V                                    |                    |                            |                   | 0.5               |      |
|                          |                      | V+   | = 4.5 to 5.5 V                                    |                    |                            |                   | 0.8               |      |
|                          |                      | V+ = 4.5 V   | V <sub>BN</sub> = 0 V, I <sub>A</sub> = 30 mA     |                    |                            | 4.8               | 7                 | Ω    |
|                          | R <sub>ON</sub>      |  | V <sub>BN</sub> = 2.4 V, I <sub>A</sub> = - 30 mA |                    |                            | 5.7               | 12                |      |
|                          |                      |  | V <sub>BN</sub> = 4.5 V, I <sub>A</sub> = - 30 mA |                    |                            | 10.3              | 15                |      |
| On-Resistance            |                      | V+ = 3.0 V   | V <sub>BN</sub> = 0 V, I <sub>A</sub> = 24 mA     | Full               |                            | 5.9               | 9                 |      |
|                          |                      |  | V <sub>BN</sub> = 3.0 V, I <sub>A</sub> = - 24 mA |                    |                            | 13.7              | 20                |      |
|                          |                      | V+ = 2.3 V   | V <sub>BN</sub> = 0 V, I <sub>A</sub> = 8 mA      |                    |                            | 7                 | 12                |      |
|                          |                      |  | V <sub>BN</sub> = 2.3 V, I <sub>A</sub> = - 8 mA  |                    |                            | 16.2              | 30                |      |
|                          |                      | V+ = 1.65 V  | $V_{BN} = 0 V, I_A = 4 mA$                        |                    |                            | 9.2               | 20                |      |
|                          |                      |  | V <sub>BN</sub> = 1.65 V, I <sub>A</sub> = - 4 mA |                    |                            | 24                | 50                |      |
|                          | R <sub>FLAT</sub>    | 0 < V <sub>BN</sub> < V+   | V+ = 4.5 V, I <sub>A</sub> = - 30 mA              | -<br>Room          |                            | 8                 |                   |      |
| On-Resistance Flatness   |                      |  | V+ = 3.0 V, I <sub>A</sub> = - 24 mA              |                    |                            | 13                |                   |      |
|                          |                      |  | V+ = 2.3 V, I <sub>A</sub> = - 8 mA               |                    |                            | 24                |                   |      |
|                          |                      |  | V+ = 1.65 V, I <sub>A</sub> = - 4 mA              |                    |                            | 89                |                   |      |
|                          | ∆R <sub>ON</sub>     | V+ = 4.5 V, V <sub>BN</sub> = 3.15 V, I <sub>A</sub> = - 30 mA   |   | nuuiii             |                            | 0.8               |                   |      |
| On-Resistance Matching   |                      | V+ = 3.0 V, V <sub>BN</sub> = 2.1 V, I <sub>A</sub> = - 24 mA  |   |                    |                            | 0.1               |                   |      |
| Between Channels         |                      | V+ = 2.3 V, V <sub>BN</sub> = 1.6 V, I <sub>A</sub> = - 8 mA   |   |                    |                            | 0.2               |                   |      |
|                          |                      | V+ = 1.65 V, V <sub>BN</sub> = 1.15 V, I <sub>A</sub> = - 4 mA   |   |                    |                            | 0.9               |                   |      |
| Input Leakage Current    | I <sub>S</sub>       | V+ = 5.5 V,<br>V <sub>A</sub> = 5.5 V,   | DG3157B   | Full               | - 1.0                      |                   | 1.0               |      |
|                          |                      | V <sub>S</sub> = 0.8 V, 2.4 V  | DG3157A   |                    | - 1.0                      | 2.5               | 7.0               |      |
| Off Stage Switch Leakage | I <sub>BN(off)</sub> | V+ = 5.5 V   | V, V <sub>A</sub> /V <sub>B</sub> = 0 V/5.5 V     | Room<br>Full       | - 0.1<br>- 1.0             |                   | 0.1<br>1.0        | μΑ   |
| On State Switch Leakage  | I <sub>BN(on)</sub>  | V+ = 5.5 V, V <sub>A</sub> /V <sub>B</sub> = 0 V/5.5 V   |   | Room<br>Full       | - 0.1<br>- 1.0             |                   | 0.1<br>1.0        |      |



## Vishay Siliconix

|   |                                    | Test Con<br>Unless Otherw   |                     | Limits<br>- 40 °C to 85 °C |                   |                   |         |     |
|---|------------------------------------|---|---------------------|----------------------------|-------------------|-------------------|---------|-----|
| Parameter   | Symbol                             | $V_{+} = 3.0 V, V_{SL} = 0.0 V_{0}$   | Temp. <sup>a</sup>  | Min. <sup>b</sup>          | Typ. <sup>c</sup> | Max. <sup>b</sup> | Unit    |     |
| Power Supply  | ,                                  |   |                     |                            |                   |                   |         | 1   |
| Power Supply Range                                    | V+                                 |   |                     | Full                       | 1.65              |                   | 5.5     | V   |
| Quiescent Supply Current                              | I+                                 | V+ = 5.5 V, V <sub>A</sub> =  | = V+ or GND         | Room<br>Full               |                   |                   | 1<br>10 | μA  |
| AC Electrical Characteristice                         |                                    |   |                     |                            |                   |                   |         |     |
|   |                                    |   | V+ = 1.65 to 1.95 V | Full                       |                   | 1.5               |         |     |
| Prop Delay Time <sup>f</sup>                          | t <sub>PHL</sub> /t <sub>PLH</sub> | V <sub>A</sub> = 0 V  | V+ = 2.3 to 2.7 V   | Full                       |                   | 0.8               |         |     |
| Prop Delay Time                                       | 'PHL/'PLH                          | VA = 0 V  | V+ = 3.0 to 3.6 V   | Full                       |                   | 0.4               |         |     |
|   |                                    |   | V+ = 4.5 to 5.5 V   | Full                       |                   | 0.3               |         |     |
|   |                                    |   | V+ = 1.65 to 1.95 V | Room<br>Full               |                   | 27                | 50      |     |
| o e e c e c f   | t <sub>PZL</sub> /t <sub>PZH</sub> | $V_{LOAD} = 2 \times V + \text{ for } t_{PZL}$                              | V+ = 2.3 to 2.7 V   | Room<br>Full               |                   | 15                | 45      |     |
| Output Enable Time <sup>1</sup>                       | <sup>I</sup> PZL <sup>/I</sup> PZH | $V_{LOAD} = 0 V$ for $t_{PZH}$  | V+ = 3.0 to 3.6 V   | Room<br>Full               |                   | 10                | 30      |     |
|   |                                    |   | V+ = 4.5 to 5.5 V   | Room<br>Full               |                   | 7                 | 25      |     |
| Output Disable Time <sup>f</sup>                      |                                    | $V_{LOAD} = 2 \times V_{+}$ for $t_{PLZ}$<br>$V_{LOAD} = 0 V$ for $t_{PHZ}$ | V+ = 1.65 to 1.95 V | Room<br>Full               |                   | 16                | 45      | ns  |
|   |                                    |   | V+ = 2.3 to 2.7 V   | Room<br>Full               |                   | 10                | 40      | -   |
|   | t <sub>PLZ</sub> /t <sub>PHZ</sub> |   | V+ = 3.0 to 3.6 V   | Room<br>Full               |                   | 8                 | 35      |     |
|   |                                    |   | V+ = 4.5 to 5.5 V   | Room<br>Full               |                   | 6                 | 21      |     |
|   |                                    | V+ = 1.65 to 1.95 V   |                     | Full                       | 0.5               | 11                |         | 1   |
|   |                                    | V+ = 2.3 to 2.7 V   |                     | Full                       | 0.5               | 6                 |         |     |
| Break-Before-Make Time <sup>d</sup>                   | t <sub>BBM</sub>                   | V+ = 3.0 to 3.65  |                     | Full                       | 0.5               | 4                 |         |     |
|   |                                    | V+ = 4.5 to 5.5 V   |                     | Full                       | 0.5               | 3                 |         |     |
| Ohanna laisatisad                                     | Q                                  | C <sub>L</sub> = 1 nF, V <sub>GEN</sub> = 0 V                               | V+ = 5 V            | Room                       |                   | 7                 |         |     |
| Charge Injection <sup>d</sup>                         | Q Q                                | $R_{GEN} = 0 \ \Omega$  | V+ = 3.3 V          | Room                       |                   | 5                 |         | рС  |
| Off Isolation <sup>d</sup>                            | OIRR                               | R <sub>L</sub> = 50 Ω, f  | – 10 MHz            | Room                       |                   | - 57              |         | d٦  |
| Crosstalk <sup>d</sup>                                | X <sub>TALK</sub>                  | n_ = 50 52, 1   |                     | Room                       |                   | - 64              |         | dB  |
| - 3 dB Bandwidth <sup>d</sup>                         | BW                                 | R <sub>L</sub> = 50 Ω   |                     | Room                       |                   | 300               |         | MHz |
| Total Harmonic Distortion <sup>d</sup>                | THD                                | R <sub>L</sub> = 600 Ω, 0.5 Vp-p f = 600 Hz - 20 kHz                        |                     | Room                       |                   | 0.016             |         | %   |
| Capacitance   | 1                                  |   |                     | 1                          |                   | 1                 |         | 1   |
| Control Pin Capacitance <sup>d</sup>                  | C <sub>S</sub>                     | V+ =  | 0 V                 | Room                       |                   | 3.7               |         |     |
| B Port Off Capacitance <sup>d</sup>                   | C <sub>IO-B</sub>                  |   |                     | Room                       |                   | 7                 |         |     |
| A Port Capacitance When<br>Switch Enable <sup>d</sup> | C <sub>IO-A(on)</sub>              | V+ = 5 V  |                     | Room                       |                   | 19                |         | pF  |

Notes:

a. Room = 25 °C, Full = as determined by the operating suffix.

b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

c. Typical values are for design aid only, not guaranteed nor subject to production testing.

d. Guarantee by design, nor subjected to production test.

e. V<sub>S</sub> = input voltage to perform proper function.


f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Vishay Siliconix**



#### LOGIC DIAGRAM Positive Logic



#### AC LOADING AND WAVEFORMS





Figure 2. AC Test Circuit



Propagation Delay Times

Enable and Disable Time-Low- and High-Level Enabling

#### Figure 3. AC Waveforms


Notes:

- CL includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: Input PRR = 1.0 MHz, tw = 500 ns.
- The outputs are measured one at a time with one transition per measurement.

• V<sub>LD</sub> = 2 V+.




Vishay Siliconix



## **TYPICAL CHARACTERISTICS** $T_A = 25$ °C, unless otherwise noted

**Vishay Siliconix** 

#### **TEST CIRCUITS**









Figure 4. Break-Before-Make Interval







IN depends on switch configuration: input polarity determined by sense of switch.













Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?68628.







#### MINI QFN-6L CASE OUTLINE










| DIM | М        | ILLIMETER | S    | INCHES    |           |        |  |
|-----|----------|-----------|------|-----------|-----------|--------|--|
| DIW | MIN.     | NAM.      | MAX. | MIN.      | NAM.      | MAX.   |  |
| А   | 0.50     | 0.55      | 0.60 | 0.0197    | 0.0217    | 0.0236 |  |
| A1  | 0.00     | -         | 0.05 | 0.000     | -         | 0.002  |  |
| b   | 0.15     | 0.20      | 0.25 | 0.006     | 0.008     | 0.010  |  |
| с   | 0.15 REF |           |      | 0.006 REF |           |        |  |
| D   | 1.15     | 1.20      | 1.25 | 0.045     | 0.047     | 0.049  |  |
| E   | 0.95     | 1.00      | 1.05 | 0.037     | 0.039     | 0.041  |  |
| е   | 0.40 BSC |           |      |           | 0.016 BSC |        |  |
| L   | 0.30     | 0.35      | 0.40 | 0.012     | 0.014     | 0.016  |  |
| L1  | 0.40     | 0.45      | 0.50 | 0.016     | 0.018     | 0.020  |  |

| ECN T-07039-Rev. A, 12-Feb-07 |  |
|-------------------------------|--|
| DWG: 5958                     |  |



#### **RECOMMENDED MINIMUM PADS FOR MINI QFN 6L**



Mounting Footprint Dimensions in mm



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jul-2024