# onsemi

High-Performance Silicon-Gate CMOS

# MC74HCT4051A, MC74HCT4052A, MC74HCT4053A

The MC74HCT4051A, MC74HCT4052A and MC74HCT4053A utilize silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The HCT4051A, HCT4052A and HCT4053A are identical in pinout to the metal-gate MC14051AB, MC14052AB and MC14053AB. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with standard CMOS and LSTTL outputs.


These devices have been designed so that the ON resistance  $(R_{on})$  is more linear over input voltage than  $R_{on}$  of metal–gate CMOS analog switches.

For a multiplexer/demultiplexer with injection current protection, see HC4851A and HCT4851A.

# Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range  $(V_{CC} V_{EE}) = 2.0$  to 12.0 V
- Digital (Control) Power Supply Range  $(V_{CC} GND) = 2.0$  to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance with the Requirements of JEDEC Standard No. 7 A
- Chip Complexity: HCT4051A 184 FETs or 46 Equivalent Gates HCT4052A – 168 FETs or 42 Equivalent Gates HCT4053A – 156 FETs or 39 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free and are RoHS Compliant





# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet. NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 13.





Figure 1. Logic Diagram – MC74HCT4051A Single–Pole, 8–Position Plus Common Off

#### FUNCTION TABLE - MC74HCT4051A **Control Inputs** Select Enable **ON Channels** С в Α L L X0 L L L Т Т н X1 L L Н X2 L L L X3 Н н L н L X4 1 L Н L Н Χ5 L X6 н Н L X7 L Н н н н Х NONE Х Х В С X2 X1 X0 Х3 А V<sub>CC</sub>



FUNCTION TABLE - MC74HCT4052A

Contr	ol Input			
Enable	nable B A			annels
L	L	L	Y0	X0
L	Ц Н	H L	Y1 Y2	X1 X2
L H	H X	H X	Y3 NO	X3 NE

/INPUTS X = Don't Care




Figure 4. Pinout: MC74HCT4052A (Top View)





Figure 3. Logic Diagram – MC74HCT4052A Double–Pole, 4–Position Plus Common Off



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

Figure 5. Logic Diagram – MC74HCT4053A Triple Single–Pole, Double–Position Plus Common Off

# FUNCTION TABLE - MC74HCT4053A

Control Inputs						
Enable C B A				10	I Chann	els
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	н	L	L	Z1	Y0	X0
L	н	L	Н	Z1	Y0	X1
L	н	Н	L	Z1	Y1	X0
L L	ннн			Z1	Y1	X1
н	X	Х	Х		NONE	

X = Don't Care




Figure 6. Pinout: MC74HCT4053A (Top View)

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	-0.5 to +7.0 -0.5 to +14.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +5.0	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub> – 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
I	DC Current, Into or Out of Any Pin	±25	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND  $\leq$  (V<sub>in</sub> or V<sub>out</sub>)  $\leq$  V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 $\label{eq:constraint} \begin{array}{l} + \mbox{Derating} & - & \mbox{SOIC Package:} - 7 \ \mbox{mW}^{\circ}\mbox{C from } 65^{\circ}\mbox{C to } 125^{\circ}\mbox{C} \\ & \mbox{TSSOP Package:} - 6.1 \ \mbox{mW}^{\circ}\mbox{C from } 65^{\circ}\mbox{C to } 125^{\circ}\mbox{C} \end{array}$ 

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	11, 5 (	erenced to GND) ferenced to V <sub>EE</sub> )	2.0 2.0	6.0 12.0	V
V <sub>EE</sub>	Negative DC Supply Voltage, Output GND)	(Referenced to	-6.0	GND	V
VIS	Analog Input Voltage		V <sub>EE</sub>	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Referenced to	GND)	GND	V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Sv	vitch		1.2	V
T <sub>A</sub>	Operating Temperature Range, All P	ackage Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 2.0 V$ $V_{CC} = 3.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$	0 0 0 0	1000 600 500 400	ns

#### **RECOMMENDED OPERATING CONDITIONS**

\*For voltage drops across switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

# **DC CHARACTERISTICS – Digital Section** (Voltages Referenced to GND) $V_{EE}$ = GND, Except Where Noted

			v <sub>cc</sub>	Guara	nteed Lim	nit	
Symbol	Parameter	Condition	v	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	4.5 to 5.5	2.0	2.0	2.0	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	4.5 to 5.5	0.8	0.8	0.8	V
l <sub>in</sub>	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{in} = V_{CC} \text{ or GND},$ $V_{EE} = -6.0 \text{ V}$	6.0	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$ \begin{array}{ll} \mbox{Channel Select, Enable and} \\ \mbox{V}_{IS} = \mbox{V}_{CC} \mbox{ or GND}; & \mbox{V}_{EE} = \mbox{GND} \\ \mbox{V}_{IO} = 0 \mbox{ V} & \mbox{V}_{EE} = - \mbox{6.0} \end{array} $	6.0 6.0	1 4	10 40	20 80	μΑ

## **DC CHARACTERISTICS – Analog Section**

					Guaranteed Limit			
Symbol	Parameter	Condition	v <sub>cc</sub>	$V_{\text{EE}}$	EE -55 to 25°C ≤85°C		≤125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance		4.5 4.5 6.0	0.0 -4.5 -6.0	190 120 100	240 150 125	280 170 140	Ω
		$\label{eq:Vin} \begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH}; \ V_{IS} = V_{CC} \text{ or} \\ V_{EE} \ (Endpoints); \ I_S \leq 2.0 \ \text{mA} \\ (Figures 7, 8) \end{array}$	4.5 4.5 6.0	0.0 -4.5 -6.0	150 100 80	190 125 100	230 140 115	
$\Delta R_{on}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package		4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	Ω
I <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel		5.0	-5.0	0.1	0.5	1.0	μΑ
	Maximum Off-ChannelHCT4051ALeakage Current,HCT4052ACommon ChannelHCT4053A		5.0 5.0 5.0	-5.0 -5.0 -5.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
I <sub>on</sub>	Maximum On–Channel HCT4051A Leakage Current, HCT4052A Channel–to–Channel HCT4053A	$V_{in} = V_{IL} \text{ or } V_{IH};$ Switch-to-Switch = $V_{CC} - V_{EE};$ (Figure 11)	5.0 5.0 5.0	-5.0 -5.0 -5.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μΑ

#### **Guaranteed Limit** Vcc v –55 to 25°C ≤85°C ≤125°C Unit Symbol Parameter t<sub>PLH</sub>, Maximum Propagation Delay, Channel-Select to Analog Output 2.0 270 320 350 ns t<sub>PHL</sub> (Figure 15) 3.0 110 125 90 59 4.5 85 79 6.0 45 65 75 Maximum Propagation Delay, Analog Input to Analog Output t<sub>PLH</sub>, 2.0 40 60 70 ns (Figure 16) 3.0 25 30 32 t<sub>PHL</sub> 4.5 12 15 18 6.0 15 10 13 t<sub>PLZ</sub>, Maximum Propagation Delay, Enable to Analog Output 2.0 160 200 220 ns (Figure 17) 3.0 70 95 110 t<sub>PHZ</sub> 48 63 76 4.5 6.0 39 55 63 345 Maximum Propagation Delay, Enable to Analog Output 2.0 245 315 ns t<sub>PZL</sub>, (Figure 17) 3.0 115 145 155 t<sub>PZH</sub> 4.5 49 69 83 6.0 39 58 67 Cin Maximum Input Capacitance, Channel-Select or Enable Inputs 10 10 10 pF CI/O Maximum Capacitance Analog I/O 35 35 35 pF (All Switches Off) Common O/I: HCT4051A 130 130 130 HCT4052A 80 80 80 HCT4053A 50 50 50 1.0 1.0 1.0 Feed-through

## **AC CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

			Typical @ 25°C, $V_{CC}$ = 5.0 V, $V_{EE}$ = 0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Figure 19)*	HCT4051A HCT4052A HCT4053A	45 80 45	pF

\*Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			Vcc	V <sub>EE</sub>		Limit*		
Symbol	Parameter	Condition	v	V	25°C			Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 12)	$ \begin{array}{l} f_{in} = 1 \; MHz \; Sine \; Wave; \; Adjust \; f_{in} \; Voltage \\ to \; Obtain \; 0 \; dBm \; at \; V_{OS}; \; Increase \; f_{in} \\ Frequency \; Until \; dB \; Meter \; Reads \; -3 \; dB; \\ R_L = 50 \; \Omega, \; C_L = 10 \; pF \end{array} $	2.25 4.50 6.00	-2.25 -4.50 -6.00	'51 80 80 80	'52 95 95 95	'53 120 120 120	MHz
-	Off–Channel Feed–through Isolation (Figure 13)		2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50	L	dB
		f <sub>in</sub> = 1.0 MHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-40 -40 -40		
-	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 14)	$ \begin{array}{l} V_{in} \leq 1 \mbox{ MHz Square Wave } (t_r = t_f = 6 \mbox{ ns}); \\ \mbox{Adjust } R_L \mbox{ at Setup so that } I_S = 0 \mbox{ A}; \\ \mbox{Enable = GND}  R_L = 600 \ \Omega, \ C_L = 50 \mbox{ pF} \end{array} $	2.25 4.50 6.00	-2.25 -4.50 -6.00		25 105 135		mV <sub>PP</sub>
		R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		35 145 190		
-	Crosstalk Between Any Two Switches (Figure 18) (Test does not apply to HCT4051A)		2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		f <sub>in</sub> = 1.0 MHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-60 -60 -60		
THD	Total Harmonic Distortion (Figure 20)	$      f_{in} = 1 \text{ kHz},  \text{R}_{L} = 10  \text{k}\Omega,  \text{C}_{L} = 50  \text{pF} \\ \text{THD} = \text{THD}_{measured} - \text{THD}_{source} \\    \text{V}_{IS} = 4.0  \text{V}_{PP} \text{ sine wave} \\        \text$	2.25 4.50 6.00	-2.25 -4.50 -6.00		0.10 0.08 0.05		%

\*Limits not tested. Determined by design and verified by qualification.






Figure 7a. Typical On Resistance, V<sub>CC</sub> – V<sub>EE</sub> = 2.0 V








Figure 7c. Typical On Resistance,  $V_{CC} - V_{EE} = 4.5 V$ 




Figure 7d. Typical On Resistance,  $V_{CC} - V_{EE} = 6.0 V$ 




Figure 7e. Typical On Resistance,  $V_{CC} - V_{EE} = 9.0 V$ 

Figure 7f. Typical On Resistance,  $V_{CC} - V_{EE} = 12.0 V$ 




Figure 8. On Resistance Test Set–Up




Figure 9. Maximum Off Channel Leakage Current, Any One Channel, Test Set–Up




Figure 10. Maximum Off Channel Leakage Current, Common Channel, Test Set–Up






Figure 11. Maximum On Channel Leakage Current, Channel to Channel, Test Set–Up



\*Includes all probe and jig capacitance








Figure 12. Maximum On Channel Bandwidth, Test Set–Up




\*Includes all probe and jig capacitance

Figure 14. Feedthrough Noise, Channel Select to Common Out, Test Set–Up









\*Includes all probe and jig capacitance


#### Figure 15b. Propagation Delay, Test Set–Up Channel Select to Analog Out



## Figure 16a. Propagation Delays, Analog In to Analog Out










\*Includes all probe and jig capacitance

### Figure 16b. Propagation Delay, Test Set-Up Analog In to Analog Out







\*Includes all probe and jig capacitance

Figure 18. Crosstalk Between Any Two Switches, Test Set–Up




Figure 20a. Total Harmonic Distortion, Test Set-Up




Figure 19. Power Dissipation Capacitance, Test Set–Up




Figure 20b. Plot, Harmonic Distortion

# **APPLICATIONS INFORMATION**

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In this example, the difference between  $V_{CC}$  and  $V_{EE}$  is ten volts. Therefore, using the configuration of Figure 21, a maximum analog signal of ten volts peak–to–peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feed–through noise that may be picked up by an unused switch. Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - GND = 2 \text{ to } 6 \text{ V}$$
$$V_{EE} - GND = 0 \text{ to } -6 \text{ V}$$
$$V_{CC} - V_{EE} = 2 \text{ to } 12 \text{ V}$$
and  $V_{EE} \leq GND$ 

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external Germanium or Schottky diodes ( $D_x$ ) are recommended as shown in Figure 22. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 21. Application Example






Figure 22. External Germanium or Schottky Clipping Diodes





a. Using Pull-Up Resistors with a HC Device




b. Using HCT Interface

Figure 23. Interfacing LSTTL/NMOS to CMOS Inputs











# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HCT4051ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HCT4051ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74HCT4052ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
M74HCT4052ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
MC74HCT4053ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
M74HCT4053ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

## DISCONTINUED (Note 1)

MC74HCT4051ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
M74HCT4051ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV74HCT4051ADTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

 DISCONTINUED: These devices are not recommended for new design. Please contact your onsemi representative for information. The most current information on these devices may be available on <u>www.onsemi.com</u>.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











RECOMMENDED MOUNTING FOOTPRINT \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE Onserni SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	<b>BASB42566B</b> Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2					

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

# GENERIC MARKING DIAGRAM\*

16	A	H	A.	- A	- A	A	A.	Æ
		XX)						
		XX	XX	XX	XX	XX)	ΧX	x
	0			NĽ				
1	H	H	Н	Н	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	
2.		2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	••••
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	
5.		5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.		6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STVLE 5		STVLE 6		STVLE 7			
STYLE 5: PIN 1	DRAIN DYE #1	STYLE 6: PIN 1	CATHODE	STYLE 7: PIN 1	SOURCE N-CH		
PIN 1.	DRAIN, DYE #1 DRAIN #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH	h	
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH	)	
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT	)	
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) )	
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH	) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 13. 14. 15.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	the Document Repository. COPY" in red.						
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1					
onsemi and OOSEMI are trademarks of Semiconductor Components Industries 11 C dba onsemi or its subsidiaries in the United States and/or other countries onsemi reserves								

the right to make changes without further notice to any products herein. **onsemi** reasering and consering on the subsidiaries in the onlined states and/or other countries. **Onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>