Thank you for your interest in **onsemi** products.

Your technical document begins on the following pages.



## Your Feedback is Important to Us!

Please take a moment to participate in our short survey. At **onsemi**, we are dedicated to delivering technical content that best meets your needs.

Help Us Improve - Take the Survey

This survey is intended to collect your feedback, capture any issues you may encounter, and to provide improvements you would like to suggest.

### We look forward to your feedback.

To learn more about **onsemi**, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and ereasnable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Action Employer. This literature is subject to all applicatione claimed as not for resale in any manner. Other names and brands may be claimed as the property of others.

## onsemi

### Analog Multiplexers/Demultiplexers

## MC14051B, MC14052B, MC14053B

The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally-controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

#### Features

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V<sub>DD</sub> V<sub>EE</sub>) = 3.0 to 18 V Note: V<sub>EE</sub> must be ≤ V<sub>SS</sub>
- Linearized Transfer Characteristics
- Low-noise  $12 \text{ nV}/\sqrt{\text{Cycle}}$ ,  $f \ge 1.0 \text{ kHz}$  Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R<sub>ON</sub>, Use the HC4051, HC4052, or HC4053 High–Speed CMOS Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range (Referenced to $V_{EE}$ , $V_{SS} \ge V_{EE}$ )	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient) (Referenced to V <sub>SS</sub> for Control Inputs and V <sub>EE</sub> for Switch I/O)	–0.5 to V <sub>DD</sub> + 0.5	V
l <sub>in</sub>	Input Current (DC or Transient) per Control Pin	+10	mA
I <sub>SW</sub>	Switch Through Current	±25	mA
PD	Power Dissipation per Package (Note 1)	500	mW
TA	Ambient Temperature Range	–55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	–65 to +150	°C
ΤL	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: –7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$ ,  $V_{EE}$  or  $V_{DD}$ ). Unused outputs must be left open.






SOIC-16 D SUFFIX CASE 751B


TSSOP-16 DT SUFFIX CASE 948F

#### MARKING DIAGRAMS



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



Note: Control Inputs referenced to V<sub>SS</sub>, Analog Inputs and Outputs reference to V<sub>EE</sub>. V<sub>EE</sub> must be  $\leq$  V<sub>SS</sub>.

PIN ASSIGNMENT

-	MC1405	1B		MC1	4052B			MC14053	3
X4 [	1●	16	] V <sub>DD</sub> Y0 [	1•	16	] V <sub>DD</sub>	Y1 [	1• 16	
X6 [	2	15	] X2 Y2 [	2	15	] X2	Y0 [	2 15	þγ
ХC	3	14	] X1 Y [	3	14	] X1	Z1 [	3 14	рх
X7 [	4	13	] X0 Y3 [	4	13	] X	z [	4 13	D X1
X5 [	5	12	] X3 Y1 [	5	12	] X0	ZO [	5 12	] X0
INH [	6	11	] A INH [	6	11	] X3	INH [	6 11	D A
V <sub>EE</sub> [	7	10	] B V <sub>EE</sub> [	7	10	] A [	V <sub>EE</sub> [	7 10	В
v <sub>ss</sub> [	8	9	] C V <sub>SS</sub> [	8	9	] B	v <sub>ss</sub> [	8 9	C

#### **ELECTRICAL CHARACTERISTICS**

				-5	5°C		25°C		12	5°C	
Characteristic	Symbol	V <sub>DD</sub>	Test Conditions	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages I	Referer	nced to V <sub>EE</sub> )								
Power Supply Voltage Range	V <sub>DD</sub>	-	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	-	18	3.0	18	V
Quiescent Current Per Package	I <sub>DD</sub>	5.0 10 15	$\begin{array}{l} \mbox{Control Inputs:} \\ \mbox{V}_{in} = \mbox{V}_{SS} \mbox{ or } \mbox{V}_{DD}, \\ \mbox{Switch I/O: } \mbox{V}_{EE} \leq \mbox{V}_{I/O} \leq \\ \mbox{V}_{DD}, \mbox{ and } \mbox{\Delta} \mbox{V}_{switch} \leq \\ \mbox{500 mV} \mbox{ (Note 3)} \end{array}$	_ _ _	5.0 10 20	- -	0.005 0.010 0.015	5.0 10 20	- -	150 300 600	μA
Total Supply Current (Dynamic Plus Quiescent, Per Package	I <sub>D(AV)</sub>	5.0 10 15	$T_A = 25^{\circ}C$ only (The channel component, $(V_{in} - V_{out})/R_{on}$ , is not included.)		Typical	(	(0.07 μA/kHz (0.20 μA/kHz (0.36 μA/kHz	z) f + I <sub>DD</sub>	)		μA
CONTROL INPUTS — INHI	BIT, A, B,	C (Volta	ages Referenced to V <sub>SS</sub> )		<b>r</b>		r	1	r	r	1
Low-Level Input Voltage	V <sub>IL</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	V
High-Level Input Voltage	V <sub>IH</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	V
Input Leakage Current	l <sub>in</sub>	15	V <sub>in</sub> = 0 or V <sub>DD</sub>	-	±0.1	-	±0.00001	±0.1	-	1.0	μA
Input Capacitance	C <sub>in</sub>	-		-	-	-	5.0	7.5	-	-	pF
SWITCHES IN/OUT AND C	OMMONS	OUT/II	N — X, Y, Z (Voltages Refere	nced to	V <sub>EE</sub> )						
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V <sub>I/O</sub>	-	Channel On or Off	0	V <sub>DD</sub>	0	_	V <sub>DD</sub>	0	V <sub>DD</sub>	V <sub>PP</sub>
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 5)	$\Delta V_{switch}$	-	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	V <sub>OO</sub>	-	V <sub>in</sub> = 0 V, No Load	-	-	-	10	-	-	-	μV
ON Resistance	R <sub>on</sub>	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV} \\ (\text{Note 3) } V_{in} = V_{IL} \text{ or } V_{IH} \\ (\text{Control}), \text{ and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$	- - -	800 400 220	- - -	250 120 80	1050 500 280	- - -	1200 520 300	Ω
$\Delta$ ON Resistance Between Any Two Channels in the Same Package	$\Delta R_{on}$	5.0 10 15		- - -	70 50 45	- - -	25 10 10	70 50 45	- - -	135 95 65	Ω
Off-Channel Leakage Current (Figure 10)	I <sub>off</sub>	15	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Control) Channel to Channel or Any One Channel	_	±100	_	±0.05	±100	-	±1000	nA
Capacitance, Switch I/O	C <sub>I/O</sub>	-	Inhibit = V <sub>DD</sub>	-	-	-	10	-	-	-	pF
Capacitance, Common O/I	C <sub>O/I</sub>	_	Inhibit = V <sub>DD</sub> (MC14051B) (MC14052B) (MC14053B)	- - -			60 32 17	- - -	- - -		pF
Capacitance, Feedthrough (Channel Off)	C <sub>I/O</sub>	-	Pins Not Adjacent Pins Adjacent	-		-	0.15 0.47		-		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

3. For voltage drops across the switch ( $\Delta V_{switch}$ ) > 600 mV (> 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn, i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

<b>ELECTRICAL CHARACTERISTICS</b>	(Note 4) (C <sub>L</sub> = 50 pF, T <sub>A</sub> =	= 25°C) (V <sub>EE</sub> $\leq$ V <sub>SS</sub> unless otherwis	e indicated)
-----------------------------------	--	---	--------------

Characteristic	Symbol	V <sub>DD</sub> – V <sub>EE</sub> Vdc	Typ (Note 5) All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output (R <sub>L</sub> = 1 kΩ) MC14051	t <sub>PLH</sub> , t <sub>PHL</sub>				ns
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.17 ns/pF) C <sub>L</sub> + 26.5 ns		5.0	35	90	
$t_{PLH}$ , $t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_{L} + 11 \text{ ns}$		10	15	40	
$t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) C <sub>L</sub> + 9.0 ns		15	12	30	
MC14052		5.0	20	75	ns
$t_{PLH}$ , $t_{PHL} = (0.17 \text{ ns/pF}) C_L + 21.5 \text{ ns}$		5.0 10	30 12	75 30	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.08 ns/pF) C <sub>L</sub> + 8.0 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.06 ns/pF) C <sub>L</sub> + 7.0 ns		15	12	25	
MC14053					ns
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.17 ns/pF) C <sub>L</sub> + 16.5 ns		5.0	25	65	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.08 ns/pF) C <sub>L</sub> + 4.0 ns		10	8.0	20	
$t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) C <sub>L</sub> + 3.0 ns		15	6.0	15	
Inhibit to Output ( $R_L = 10 \text{ k}\Omega$ , $V_{EE} = V_{SS}$ ) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level	t <sub>PHZ</sub> , t <sub>PLZ</sub> , t <sub>PZH</sub> , t <sub>PZL</sub>				ns
MC14051B		5.0	350	700	
		10	170	340	
		15	140	280	
MC14052B		5.0	300	600	ns
		10	155	310	
		15	125	250	
MC14053B		5.0	275	550	ns
		10	140	280	
		15	110	220	
Control Input to Output ( $R_L = 1 \ k\Omega$ , $V_{EE} = V_{SS}$ )	t <sub>PLH</sub> , t <sub>PHL</sub>				ns
MC14051B		5.0	360	720	
		10 15	160 120	320 240	
MC14052B		5.0	325	650	ns
		10 15	130 90	260 180	
MC14053B		5.0	300	600	ns
MOTHOSOD		10	120	240	115
		15	80	160	
Second Harmonic Distortion	-	10	0.07	_	%
(R <sub>L</sub> = 10KΩ, f = 1 kHz) V <sub>in</sub> = 5 V <sub>PP</sub>		-			
Bandwidth (Figure 7)	BW	10	17	-	MHz
$(R_L = 50 \Omega, V_{in} = 1/2 (V_{DD} - V_{EE}) p - p, C_L = 50 pF$ 20 Log $(V_{out}/V_{in}) = - 3 dB)$					
$\begin{array}{l} \mbox{Dff Channel Feedthrough Attenuation (Figure 7)} \\ R_L = 1K\Omega, \ V_{in} = 1/2 \ (V_{DD} - V_{EE}) \ p-p \\ f_{in} = 4.5 \ MHz  MC14051B \\ f_{in} = 30 \ MHz  MC14052B \\ f_{in} = 55 \ MHz $	-	10	-50	-	dB
Channel Separation (Figure 8) (R <sub>L</sub> = 1 kΩ, V <sub>in</sub> = 1/2 (V <sub>DD</sub> -V <sub>EE</sub> ) p-p, f <sub>in</sub> = 3.0 MHz	-	10	-50	-	dB
Crosstalk, Control Input to Common O/I (Figure 9) ( $R_1 = 1 \ k\Omega$ , $R_L = 10 \ k\Omega$ Control $t_{TLH} = t_{THL} = 20 \ ns$ , Inhibit = V <sub>SS</sub> )	-	10	75	_	mV

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The formulas given are for the typical characteristics only at 25°C.
5. Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.





Figure 1. Switch Circuit Schematic

	TRUTH TABLE								
Cont	Control Inputs								
	S	elec	t		ON S	witche	s		
Inhibit	C*	в	Α	MC14051B	MC14	1052B	MC	C1405	3B
0	0	0	0	X0	Y0	X0	Z0	Y0	X0
0	0	0	1	X1	Y1	X1	Z0	Y0	X1
0	0	1	0	X2	Y2	X2	Z0	Y1	X0
0	0	1	1	X3	Y3	Х3	Z0	Y1	X1
0	1	0	0	X4			Z1	Y0	X0
0	1	0	1	X5			Z1	Y0	X1
0	1	1	0	X6			Z1	Y1	X0
0	1	1	1	X7			Z1	Y1	X1
1	х	х	х	None					

\*Not applicable for MC14052

x = Don't Care









Figure 2. MC14051B Functional Diagram





#### **TEST CIRCUITS**




Figure 5.  $\Delta V$  Across Switch







Figure 6. Propagation Delay Times, Control and Inhibit to Output












Figure 8. Channel Separation (Adjacent Channels Used For Setup)





See also Figures 7 and 8 in the MC14016B data sheet.






Figure 10. Off Channel Leakage



#### TYPICAL RESISTANCE CHARACTERISTICS



#### APPLICATIONS INFORMATION

Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9  $V_{p-p}$  analog signal.

The digital control logic levels are determined by  $V_{DD}$ and  $V_{SS}$ . The  $V_{DD}$  voltage is the logic high voltage; the  $V_{SS}$ voltage is logic low. For the example,  $V_{DD} = +5$  V = logic high at the control inputs;  $V_{SS} = GND = 0$  V = logic low.

The maximum analog signal level is determined by  $V_{DD}$ and  $V_{EE}$ . The  $V_{DD}$  voltage determines the maximum recommended peak above  $V_{SS}$ . The  $V_{EE}$  voltage determines the maximum swing below  $V_{SS}$ . For the example,  $V_{DD} - V_{SS} = 5$  V maximum swing above  $V_{SS}$ ;  $V_{SS} - V_{EE} = 5$  V maximum swing below  $V_{SS}$ . The example shows a ±4.5 V signal which allows a 1/2 volt margin at each peak. If voltage transients above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between  $V_{DD}$  and  $V_{EE}$  is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between  $V_{DD}$  and  $V_{EE}$ .

Balanced supplies are not required. However,  $V_{SS}$  must be greater than or equal to  $V_{EE}$ . For example,  $V_{DD} = +10$  V,  $V_{SS} = +5$  V, and  $V_{EE} - 3$  V is acceptable. See the Table below.




Figure B. External Germanium or Schottky Clipping Diodes

#### POSSIBLE SUPPLY CONNECTIONS

V <sub>DD</sub> In Volts	V <sub>SS</sub> In Volts	V <sub>EE</sub> In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+8	0	8	+8/0	+8 to -8 = 16 V <sub>p-p</sub>
+5	0	-12	+5/0	+5 to -12 = 17 V <sub>p-p</sub>
+5	0	0	+5/0	+5 to 0 = 5 V <sub>p–p</sub>
+5	0	-5	+5/0	+5 to –5 = 10 V <sub>p–p</sub>
+10	+5	-5	+10/ +5	+10 to $-5 = 15 V_{p-p}$

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14051BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14051BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14051BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14051BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14051BDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV14051BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

MC14052BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14052BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14052BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14052BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14052BDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV14052BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

MC14053BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14053BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14053BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14053BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14053BDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV14053BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D. \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.


SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


#### DATE 29 MAY 2024


onsemi

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS							
DIM	MIN	MIN NOM MAX					
A	1.35	1.55	1.75				
A1	0.00	0.05	0.10				
A2	1.35	1.50	1.65				
b	0.35	0.42	0.49				
с	0.19	0.22	0.25				
D		9.90 BSC					
E		6.00 BSC					
E1	3.90 BSC						
е		1.27 BSC					
h	0.25		0.50				
L	0.40	0.83	1.25				
L1		1.05 REF					
Θ	0.		7'				
TOLERAN	CE OF FC	ORM AND	POSITION				
ممم	0.10						
bbb		0.20					
ссс		0.10					
ddd		0.25					
eee		0.10					



DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	SOIC-16 9.90X3.90X1.50 1.27P				
onsemi and QOSEM) are trademarks of Semiconductor Components Industries LLC dia onsemi or its subsidiaries in the United States and/or other countries onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi asyme any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

## onsemi

#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

#### GENERIC MARKING DIAGRAM\*

16	A	A	A	A	A	A	A	A.	
		XX)							
		XX	XX	XX	XX	XX)	XX	X	
	O AWLYWW								
1	Ŧ	H	H	H	H	H	H	Ŧ	l

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


STYLE 1:		STYLE 2:		STYLE 3:	ç	STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.		PIN 1.	COLLECTOR, DYE #1
2.	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2
4.	NO CONNECTION	4.	CATHODE	4.	,	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT	)	
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT	)	
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	)	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT	)	
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT	)	
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH		
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10.	ANODE	10.			
11.	GATE, #3	11.		11.			
12.	SOURCE, #3	12.	ANODE	12.		)	
13.	GATE, #2	13.		13.			
14.	SOURCE, #2	14.	ANODE	14.			
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT	)	
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2			
onsemi and ONSEMI are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# onsemí



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 
 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>