Analog Multiplexer/ Demultiplexer

High-Performance Silicon-Gate CMOS

MC74LVX4051, MC74LVX4052, MC74LVX4053, MC74LVXT4051, MC74LVXT4052, MC74LVXT4053

These devices utilize silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The devices are similar in pinout to the LVX805n, the HC405nA, and the metal-gate MC1405nB. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with standard CMOS outputs. These inputs are overvoltage tolerant (OVT) for level translation from 6.0 V down to 3.0 V.

This device has been designed so the ON resistance (R_{ON}) is more linear over input voltage than the R_{ON} of metal-gate CMOS analog switches and High-Speed CMOS analog switches.

Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Analog Power Supply Range $(V_{CC} V_{EE}) = -3.0 \text{ V}$ to +3.0 V
- Digital (Control) Power Supply Range (V_{CC} GND) = 2.5 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal-Gate, HSL, or VHC Counterparts
- Low Noise
- Designed to Operate on a Single Supply with V_{EE} = GND, or Using Split Supplies up to ±3.0 V
- Break-Before-Make Circuitry
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

1









QFN16 MN SUFFIX CASE 485AW SOIC-16 D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

MARKING DIAGRAMS



QFN16






XXXXXX = Specific Device Code A = Assembly Location


WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.






ENABLE 6

FUNCTION TABLE - 4052


Contr	Control Inputs			
Enable	_	lect	ON Oh	
Enable	В	A	ON Ch	anneis
L	L	L	Y0	X0
L	L	Н	Y1	X1
L	Н	L	Y2	X2
L	Н	Н	Y3	X3
Н	X X		NONE	

X = Don't Care



$\begin{array}{c} \mathsf{MC74LVX4051},\,\mathsf{MC74LVX4052},\,\mathsf{MC74LVX4053},\,\mathsf{MC74LVXT4051},\,\mathsf{MC74LVXT4052},\\ \mathsf{MC74LVXT4053} \end{array}$

LOGIC DIAGRAM 4053 Triple Single-Pole, Double-Position Plus Common Off




NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

FUNCTION TABLE - 4053

Cont	rol Inp					
Enable	С	Selec B	t A	10	N Chann	els
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	X	X	X		NONE	

X = Don't Care

Pinout: 4053 (Top View)



MAXIMUM RATINGS (Voltages referenced to GND unless otherwise specified)

Symbol	Parameter		Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.5 to +6.5	V
V _{CC} – V _{EE}	DC Supply Voltage		-0.5 to +6.5	V
V _{IS}	Analog Input Voltage		V _{EE} -0.5 to V _{CC} +0.5	V
V _{IN}	Digital Input Voltage	(Referenced to V _{EE})	−0.5 to +6.5	V
Ţ	DC Current, into or out of any pin		±50	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs		+260	°C
TJ	Junction Temperature Under Bias		+150	°C
θЈА	Thermal Resistance (Note 1)	SOIC-16 QFN16 TSSOP-16	126 118 159	°C/W
P _D	Power Dissipation in Still Air at 25°C	SOIC-16 QFN16 TSSOP-16	995 1062 787	mW
MSL	Moisture Sensitivity		Level 1	-
F _R	Flammability Rating	Oxygen Index: 30% to 35%	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	> 2000 > 1000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to GND unless otherwise specified)

Symbol	Parameter		Min	Max	Unit
V _{CC}	Positive DC Supply Voltage	2.5	6.0	V	
V _{EE}	Negative DC Supply Voltage		-3.5	GND	V
V _{CC} - V _{EE}	DC Supply Voltage	2.5	6.0	V	
V _{IS}	Analog Input Voltage		V_{EE}	V _{CC}	V
V _{IN}	Digital Input Voltage (Note 3) (F	Referenced to V _{EE})	0	6.0	V
T _A	Operating Temperature Range		-55	+125	°C
t _r , t _f		_{CC} = 3.0 V ± 0.3 V	0	100	ns/V
	(Channel Select or Enable Inputs)	$I_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	20	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

^{3.} Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

			V _{cc}	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	v	–55 to 25°C	≤ 85°C	≤125°C	Unit
MC74LV	(
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs		2.5 3.0 4.5 6.0	1.90 2.10 3.15 4.2	1.90 2.10 3.15 4.2	1.90 2.10 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs		2.5 3.0 4.5 6.0	0.6 0.9 1.35 1.8	0.6 0.9 1.35 1.8	0.6 0.9 1.35 1.8	V
I _{IN}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V _{IN} = 6.0 or GND	0 V to 6.0 V	±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and V _{IS} = V _{CC} or GND	6.0	4.0	40	80	μΑ
MC74LV	ст						
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs		3.0 4.5 5.5	2.0 2.0 2.0	2.0 3.15 4.2	2.0 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs		3.0 4.5 6.0	0.9 1.35 1.8	0.9 1.35 1.8	0.9 1.35 1.8	V
I _{IN}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V _{IN} = 6.0 or GND	0 V to 6.0 V	±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and V _{IS} = V _{CC} or GND	6.0	4.0	40	80	μΑ

DC ELECTRICAL CHARACTERISTICS - Analog Section

			v _{cc}	V _{EE}	Guara	nteed Lin	nit	
Symbol	Parameter	Test Conditions	v	V	–55 to 25°C	≤ 85°C	≤125°C	Unit
R _{ON}	Maximum "ON" Resistance	$ \begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{IS} = \frac{1}{2} \left(V_{CC} + V_{EE} \right) \\ &I_{S} = 2.0 \text{ mA} \\ &(\text{Figure 1}) \end{aligned} $	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
ΔR _{ON}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \frac{1}{2} (V_{CC} + V_{EE})$ $ I_S = 2.0 \text{ mA}$	3.0 4.5 3.0	0 0 -3.0	15 13 10	20 18 15	20 18 15	Ω
I _{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or } V_{EE};$ Switch Off (Figure 2)	5.5 +3.0	0 -3.0	0.1 0.1	0.5 0.5	1.0 1.0	μΑ
	Maximum Off-Channel Leakage Current, Common Channel	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ $V_{\text{IO}} = V_{\text{CC}} \text{ or } V_{\text{EE}};$ Switch Off (Figure 3)	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	
l _{on}	Maximum On-Channel Leakage Current, Channel-to-Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ Switch-to-Switch = $V_{CC} \text{ or } V_{EE}; \text{ (Figure 4)}$	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	μΑ

AC CHARACTERISTICS (Input $t_r = t_f = 3 \text{ ns}$)

					Guarar		nteed Lim		
			V _{CC}	V _{EE}	–55 to	25°C			
Symbol	Parameter	Test Conditions	v	V	Min	Тур*	≤ 85 °C	≤125°C	Unit
t _{BBM}	Minimum Break-Before-Make Time	$\begin{array}{l} V_{IN} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = V_{CC} \\ R_L = 300 \ \Omega, \ C_L = 35 \ pF \\ \text{(Figures 9 and 10)} \end{array}$	3.0 4.5 3.0	0.0 0.0 -3.0	1.0 1.0 1.0	6.5 5.0 3.5			ns

^{*}Typical Characteristics are at 25°C.

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 3 \text{ ns}$)

				Guaranteed Limit							
		v _{cc}	V _{EE}	_	55 to 25°	2	≤85	i°C	≤12	5°C	
Symbol	Parameter	v	V	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} ,	Maximum Propagation Delay,	2.5	0			40		45		50	ns
t _{PHL}	Channel-Select to Analog	3.0	0			28		30		35	
	Output	4.5	0			23		25		30	
	(Figures 11 and 12)	3.0	-3.0			23		25		28	
t _{PLZ} ,	Maximum Propagation Delay,	2.5	0			40		45		50	ns
t _{PHZ}	Enable to Analog Output	3.0	0			28		30		35	
	(Figures 13 and 14)	4.5	0			23		25		30	
		3.0	-3.0			23		25		28	
t _{PZL} ,	Maximum Propagation Delay,	2.5	0			40		45		50	ns
t _{PZH}	Enable to Analog Output	3.0	0			28		30		35	
	(Figures 13 and 14)	4.5	0			23		25		30	
		3.0	-3.0			23		25		28	

			Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V	
C _{PD}	Power Dissipation Capacitance (Figure 15) (Note	e 4)	45	pF
C _{IN}	Maximum Input Capacitance, Channel-Select or Enable Inputs		10	pF
C _{I/O}	Maximum Capacitance (All Switches Off)	Analog I/O Common O/I Feedthrough	10 10 1.0	pF

^{4.} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			V _{cc}	V _{EE}	Тур	
Symbol	Parameter	Condition	V	V	25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response	(Figure 5)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	80 80 80 80	MHz
V _{ISO}	Off-Channel Feedthrough Isolation	(Figure 6)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-70 -70 -70 -70	dB
V _{ONL}	Maximum Feedthrough On Loss	(Figure 7)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Q	Charge Injection	(Figure 8)	5.0 3.0	0.0 -3.0	9.0 12	рС
THD	Total Harmonic Distortion + Noise	$\begin{split} f_{IS} &= 1 \text{ MHz, R}_L = 10 \text{ K}\Omega, C_L = 50 \text{ pF,} \\ V_{IS} &= 5.0 \text{ V}_{PP} \text{ sine wave + DC Bias} \\ V_{IS} &= 6.0 \text{ V}_{PP} \text{ sine wave + DC Bias} \\ \text{(Figure 16)} \end{split}$	6.0 3.0	0.0 -3.0	0.10 0.05	%

$\begin{array}{c} \text{MC74LVX4051, MC74LVX4052, MC74LVX4053, MC74LVXT4051, MC74LVXT4052,} \\ \text{MC74LVXT4053} \end{array}$




Figure 1. On Resistance




Figure 2. Off Channel Leakage, Any One Channel




Figure 3. Off Channel Leakage, Common Channel





Figure 4. On Channel Leakage



DC Bias = $(V_{CC} + V_{EE})/2$ V_{IS} = sine wave + DC Bias

- (1) Adjust V_{IS} Amplitude for 0 dBm at V_{OS}
- (2) Increase f_{IS} until V_{OS} at -3 dB of step 1

Figure 5. Bandwidth

$\begin{array}{c} \text{MC74LVX4051, MC74LVX4052, MC74LVX4053, MC74LVXT4051, MC74LVXT4052,} \\ \text{MC74LVXT4053} \end{array}$




Figure 6. Common/Off Channel Feedthrough Isolation

(2) $V_{ISO}(dB) = 20 \log (V_{OS}/V_{IS})$




Figure 7. On Channel Feedthrough On Loss




Figure 8. Charge Injection




Figure 9. Break-Before-Make

Figure 10. Break-Before-Make Time




Figure 11. Propagation Delays, Channel Select to Analog Out

Figure 12. Propagation Delay, Select to Analog Out




Figure 13. Propagation Delays, Enable to Analog Out

Figure 14. Propagation Delay, Enable to Analog Out





Figure 15. Power Dissipation Capacitance



DC Bias = $(V_{CC} + V_{EE})/2$

Figure 16. Total Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5 \text{ V} = \text{logic high}$$

 $GND = 0 \text{ V} = \text{logic low}$

The maximum analog voltage swing is determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In this example, the difference between V_{CC} and V_{EE} is five volts. Therefore, using the configuration of Figure 18, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and

outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{EE}$$
 – GND = 0 to –3.5 volts
 V_{CC} – GND = 2.5 to 6 volts
 V_{CC} – V_{EE} = 2.5 to 6 volts
and V_{EE} ≤ GND

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 19. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 17. Application Example




Figure 18. Application Example




Figure 19. External Germanium or Schottky Clipping Diodes




Figure 20. Function Diagram, 4051




Figure 21. Function Diagram, 4052




Figure 22. Function Diagram, 4053

$\begin{array}{c} \text{MC74LVX4051, MC74LVX4052, MC74LVX4053, MC74LVXT4051, MC74LVXT4052,} \\ \text{MC74LVXT4053} \end{array}$

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
MC74LVX4051DG	LVX4051G	SOIC-16	48 Units / Rail
MC74LVX4051DR2G	LVX4051G	SOIC-16	2500 / Tape & Reel
MC74LVX4051DTG	LVX 4051	TSSOP-16	96 Units / Rail
MC74LVX4051DTR2G	LVX 4051	TSSOP-16	2500 / Tape & Reel
MC74LVX4051MNTWG	4051	QFN-16	3000 / Tape & Reel (8mm pitch carrier tape)
MC74LVX4052DG	LVX4052G	SOIC-16	48 Units / Rail
MC74LVX4052DR2G	LVX4052G	SOIC-16	2500 / Tape & Reel
MC74LVX4052DTR2G	LVX 4052	TSSOP-16	2500 / Tape & Reel
MC74LVX4052DTR2G-Q*	LVX 4052	TSSOP-16	2500 / Tape & Reel
MC74LVX4053DG	LVX4053G	SOIC-16	48 Units / Rail
MC74LVX4053DTG	LVX 4053	TSSOP-16	96 Units / Rail
MC74LVXT4051DR2G	LVXT4051G	SOIC-16	2500 / Tape & Reel
MC74LVXT4051DTR2G	LVXT 4051	TSSOP-16	2500 / Tape & Reel
MC74LVXT4052DR2G	LVX4052G	SOIC-16	2500 / Tape & Reel
MC74LVXT4052DTG	LVX 4052	TSSOP-16	96 Units / Rail
MC74LVXT4052DTR2G	LVX 4052	TSSOP-16	2500 / Tape & Reel
MC74LVXT4053DR2G	LVX4053G	SOIC-16	2500 / Tape & Reel
MC74LVXT4053DTG	LVX 4053	TSSOP-16	96 Units / Rail
MC74LVXT4053DTR2G	LVX 4053	TSSOP-16	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



DETAIL A

е

e/2



⊕ 0.15 C A B

16X b

Ф 0.05 C NOTE 3

0.10 C A B

E2

BOTTOM VIEW

DATE 11 DEC 2008

NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSIONS & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL.
 COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

	MILLIN	IETERS
DIM	MIN	MAX
Α	0.80	1.00
A1	0.00	0.05
A3	0.20	REF
b	0.20	0.30
D	2.50	BSC
D2	0.85	1.15
E	3.50	BSC
E2	1.85	2.15
е	0.50	BSC
K	0.20	
L	0.35	0.45
L1		0.15

GENERIC MARKING DIAGRAM*




= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■" may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON36347E	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	QFN16, 2.5X3.5, 0.5P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.







SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS					
DIM	MIN NOM MAX				
А	1.35	1.55	1.75		
A1	0.00	0.05	0.10		
A2	1.35	1.50	1.65		
b	0.35	0.42	0.49		
С	0.19	0.22	0.25		
D		9.90 BSC			
Е	6.00 BSC				
E1	3.90 BSC				
е	1.27 BSC				
h	0.25		0.50		
L	0.40	0.83	1.25		
L1	1.05 REF				
Θ	0.		7°		
TOLERAN	TOLERANCE OF FORM AND POSITION				
aaa	0.10				
bbb	0.20				
ссс	0.10				
ddd	0.25				
eee	0.10				



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.50 1.27P

CASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.		12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN. #2				COMMON DOMINI (OLITOLIT)		
	שוויאווי, דב	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.		3. 4.	CATHODE	3. 4.			
4. 5.	DRAIN, #2 DRAIN, #3		CATHODE CATHODE		GATE P-CH COMMON DRAIN (OUTPUT)		
5. 6.	DRAIN, #2 DRAIN, #3 DRAIN, #3	4. 5. 6.	CATHODE CATHODE CATHODE	4. 5. 6.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7. 8.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH		
5. 6. 7. 8. 9.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 19 OCT 2006






TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0 °	8 °	0 °	8 °	

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales