# onsemi

# Analog Multiplexers/Demultiplexers

# MC14051B, MC14052B, MC14053B

The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally-controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

## Features

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V<sub>DD</sub> V<sub>EE</sub>) = 3.0 to 18 V Note: V<sub>EE</sub> must be ≤ V<sub>SS</sub>
- Linearized Transfer Characteristics
- Low-noise  $12 \text{ nV}/\sqrt{\text{Cycle}}$ ,  $f \ge 1.0 \text{ kHz}$  Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R<sub>ON</sub>, Use the HC4051, HC4052, or HC4053 High–Speed CMOS Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to VSS)

| Symbol                                | Parameter   | Value                         | Unit |
|---------------------------------------|---|-------------------------------|------|
| $V_{DD}$                              | DC Supply Voltage Range (Referenced to $V_{EE}$ , $V_{SS} \ge V_{EE}$ )   | -0.5 to +18.0                 | V    |
| V <sub>in</sub> ,<br>V <sub>out</sub> | Input or Output Voltage Range<br>(DC or Transient) (Referenced to V <sub>SS</sub> for<br>Control Inputs and V <sub>EE</sub> for Switch I/O) | –0.5 to V <sub>DD</sub> + 0.5 | V    |
| l <sub>in</sub>                       | Input Current (DC or Transient)<br>per Control Pin  | +10                           | mA   |
| I <sub>SW</sub>                       | Switch Through Current  | ±25                           | mA   |
| PD                                    | Power Dissipation per Package (Note 1)  | 500                           | mW   |
| TA                                    | Ambient Temperature Range   | –55 to +125                   | °C   |
| T <sub>stg</sub>                      | Storage Temperature Range   | –65 to +150                   | °C   |
| ΤL                                    | Lead Temperature (8-Second Soldering)   | 260                           | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: –7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$ ,  $V_{EE}$  or  $V_{DD}$ ). Unused outputs must be left open.






SOIC-16 D SUFFIX CASE 751B


TSSOP-16 DT SUFFIX CASE 948F

#### MARKING DIAGRAMS



## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



Note: Control Inputs referenced to V<sub>SS</sub>, Analog Inputs and Outputs reference to V<sub>EE</sub>. V<sub>EE</sub> must be  $\leq$  V<sub>SS</sub>.

PIN ASSIGNMENT

| -                 | MC1405 | 1B |                 | _    | MC1405 | 2B |                   |                   | MC1405 | 3B |                   |
|-------------------|--------|----|-----------------|------|--------|----|-------------------|-------------------|--------|----|-------------------|
| X4 [              | 1•     | 16 | V <sub>DD</sub> | Y0 [ | 1•     | 16 | ] V <sub>DD</sub> | Y1 [              | 1•     | 16 | ] V <sub>DD</sub> |
| X6 [              | 2      | 15 | ] X2            | Y2 [ | 2      | 15 | ] X2              | Y0 [              | 2      | 15 | ΙY                |
| ХC                | 3      | 14 | ] X1            | ΥĘ   | 3      | 14 | ] X1              | Z1 [              | 3      | 14 | JX                |
| X7 [              | 4      | 13 | ] X0            | Y3 [ | 4      | 13 | ] X               | z d               | 4      | 13 | ] X1              |
| X5 [              | 5      | 12 | ] X3            | Y1 [ | 5      | 12 | ] X0              | zo [              | 5      | 12 | ] X0              |
| INH [             | 6      | 11 | ] A II          | ин [ | 6      | 11 | ] X3              | імн 🛛             | 6      | 11 | ] A [             |
| V <sub>EE</sub> [ | 7      | 10 | ] В V           | ee C | 7      | 10 | ] A               |                   | 7      | 10 | ] B               |
| v <sub>ss</sub> [ | 8      | 9  | ]c v            | ss C | 8      | 9  | ] B               | v <sub>ss</sub> [ | 8      | 9  | C                 |



#### **ELECTRICAL CHARACTERISTICS**

|  |                     |                 |   | -5               | 5°C               |                  | 25°C   |                        | 12               | 5°C                |                 |  |
|--|---------------------|-----------------|---|------------------|-------------------|------------------|--|------------------------|------------------|--------------------|-----------------|--|
| Characteristic Symbol V <sub>DD</sub> Test Condition                                 |                     | Test Conditions | Min   | Max              | Min               | Typ<br>(Note 2)  | Max  | Min                    | Max              | Unit               |                 |  |
| SUPPLY REQUIREMENTS (Voltages Referenced to V <sub>EE</sub> )                        |                     |                 |   |                  |                   |                  |  |                        |                  |                    |                 |  |
| Power Supply Voltage<br>Range  | V <sub>DD</sub>     | -               | $V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$  | 3.0              | 18                | 3.0              | -  | 18                     | 3.0              | 18                 | V               |  |
| Quiescent Current Per<br>Package   | I <sub>DD</sub>     | 5.0<br>10<br>15 | $\begin{array}{l} \mbox{Control Inputs:} \\ \mbox{V}_{in} = \mbox{V}_{SS} \mbox{ or } \mbox{V}_{DD}, \\ \mbox{Switch I/O: } \mbox{V}_{EE} \leq \mbox{V}_{I/O} \leq \\ \mbox{V}_{DD}, \mbox{ and } \mbox{\Delta} \mbox{V}_{switch} \leq \\ \mbox{500 mV} \mbox{ (Note 3)} \end{array}$ | -<br>-<br>-      | 5.0<br>10<br>20   | -<br>-           | 0.005<br>0.010<br>0.015                      | 5.0<br>10<br>20        |                  | 150<br>300<br>600  | μΑ              |  |
| Total Supply Current<br>(Dynamic Plus<br>Quiescent, Per Package                      | I <sub>D(AV)</sub>  | 5.0<br>10<br>15 | $T_A = 25^{\circ}C$ only (The<br>channel component,<br>$(V_{in} - V_{out})/R_{on}$ , is<br>not included.)   |                  | Typical           | (                | (0.07 μA/kHz<br>(0.20 μA/kHz<br>(0.36 μA/kHz | z) f + I <sub>DD</sub> |                  |                    | μA              |  |
| CONTROL INPUTS — INHI  | BIT, A, B,          | C (Volta        | ages Referenced to V <sub>SS</sub> )  |                  | 1                 |                  |  |                        |                  |                    |                 |  |
| Low-Level Input Voltage  | V <sub>IL</sub>     | 5.0<br>10<br>15 | R <sub>on</sub> = per spec,<br>I <sub>off</sub> = per spec  | -<br>-<br>-      | 1.5<br>3.0<br>4.0 | -<br>-<br>-      | 2.25<br>4.50<br>6.75                         | 1.5<br>3.0<br>4.0      |                  | 1.5<br>3.0<br>4.0  | V               |  |
| High-Level Input Voltage   | V <sub>IH</sub>     | 5.0<br>10<br>15 | R <sub>on</sub> = per spec,<br>I <sub>off</sub> = per spec  | 3.5<br>7.0<br>11 |                   | 3.5<br>7.0<br>11 | 2.75<br>5.50<br>8.25                         |                        | 3.5<br>7.0<br>11 |                    | V               |  |
| Input Leakage Current  | l <sub>in</sub>     | 15              | V <sub>in</sub> = 0 or V <sub>DD</sub>  | -                | ±0.1              | -                | ±0.00001                                     | ±0.1                   | -                | 1.0                | μA              |  |
| Input Capacitance  | C <sub>in</sub>     | -               |   | -                | -                 | -                | 5.0  | 7.5                    | -                | -                  | pF              |  |
| SWITCHES IN/OUT AND CO   | OMMONS              |                 | N — X, Y, Z (Voltages Refere  | nced to          | V <sub>FF</sub> ) | 1                |  | 1                      |                  | 1                  |                 |  |
| Recommended<br>Peak-to-Peak Voltage<br>Into or Out of the Switch                     | V <sub>I/O</sub>    | -               | Channel On or Off   | 0                | V <sub>DD</sub>   | 0                | _  | V <sub>DD</sub>        | 0                | V <sub>DD</sub>    | V <sub>PP</sub> |  |
| Recommended Static or<br>Dynamic Voltage Across<br>the Switch (Note 3)<br>(Figure 5) | $\Delta V_{switch}$ | -               | Channel On  | 0                | 600               | 0                | -  | 600                    | 0                | 300                | mV              |  |
| Output Offset Voltage  | V <sub>OO</sub>     | -               | V <sub>in</sub> = 0 V, No Load  | -                | -                 | -                | 10   | -                      | -                | -                  | μV              |  |
| ON Resistance  | R <sub>on</sub>     | 5.0<br>10<br>15 | $\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV} \\ (\text{Note 3) } V_{in} = V_{IL} \text{ or } V_{IH} \\ (\text{Control}), \text{ and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$   | -<br>-<br>-      | 800<br>400<br>220 | -<br>-<br>-      | 250<br>120<br>80                             | 1050<br>500<br>280     |                  | 1200<br>520<br>300 | Ω               |  |
| $\Delta$ ON Resistance Between<br>Any Two Channels in the<br>Same Package            | $\Delta R_{on}$     | 5.0<br>10<br>15 |   | -<br>-<br>-      | 70<br>50<br>45    | _<br>_<br>_      | 25<br>10<br>10                               | 70<br>50<br>45         |                  | 135<br>95<br>65    | Ω               |  |
| Off-Channel Leakage<br>Current (Figure 10)   | I <sub>off</sub>    | 15              | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>(Control) Channel to<br>Channel or Any One<br>Channel   | -                | ±100              | -                | ±0.05  | ±100                   | -                | ±1000              | nA              |  |
| Capacitance, Switch I/O  | C <sub>I/O</sub>    | -               | Inhibit = V <sub>DD</sub>   | -                | -                 | -                | 10   | -                      | -                | -                  | pF              |  |
| Capacitance, Common O/I  | C <sub>O/I</sub>    | -               | Inhibit = V <sub>DD</sub><br>(MC14051B)<br>(MC14052B)<br>(MC14053B)   | -<br>-<br>-      | -<br>-<br>-       | -<br>-           | 60<br>32<br>17                               | -<br>-<br>-            |                  | -<br>-<br>-        | pF              |  |
| Capacitance, Feedthrough<br>(Channel Off)  | C <sub>I/O</sub>    | -               | Pins Not Adjacent<br>Pins Adjacent  | -                |                   | -                | 0.15<br>0.47                                 | -                      | -                | -                  | pF              |  |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

3. For voltage drops across the switch ( $\Delta V_{switch}$ ) > 600 mV (> 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn, i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)




| <b>ELECTRICAL CHARACTERISTICS</b> | (Note 4) (C <sub>L</sub> = 50 pF, T <sub>A</sub> = | = 25°C) (V <sub>EE</sub> $\leq$ V <sub>SS</sub> unless otherwis | e indicated) |
|-----------------------------------|--|---|--------------|
|-----------------------------------|--|---|--------------|

| Characteristic   | Symbol   | V <sub>DD</sub> – V <sub>EE</sub><br>Vdc | Typ (Note 5)<br>All Types | Max        | Unit |
|--|--|--|---------------------------|------------|------|
| Propagation Delay Times (Figure 6)<br>Switch Input to Switch Output (R <sub>L</sub> = 1 kΩ)<br>MC14051   | t <sub>PLH</sub> , t <sub>PHL</sub>  |  |                           |            | ns   |
| t <sub>PLH</sub> , t <sub>PHL</sub> = (0.17 ns/pF) C <sub>L</sub> + 26.5 ns  |  | 5.0                                      | 35                        | 90         |      |
| t <sub>PLH</sub> , t <sub>PHL</sub> = (0.08 ns/pF) C <sub>L</sub> + 11 ns  |  | 10                                       | 15                        | 40         |      |
| $t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) C <sub>L</sub> + 9.0 ns   |  | 15                                       | 12                        | 30         |      |
| MC14052  |  | 5.0                                      | 20                        | 76         | ns   |
| $t_{PLH}$ , $t_{PHL} = (0.17 \text{ ns/pF}) C_L + 21.5 \text{ ns}$   |  | 5.0<br>10                                | 30<br>12                  | 75<br>30   |      |
| t <sub>PLH</sub> , t <sub>PHL</sub> = (0.08 ns/pF) C <sub>L</sub> + 8.0 ns<br>t <sub>PLH</sub> , t <sub>PHL</sub> = (0.06 ns/pF) C <sub>L</sub> + 7.0 ns   |  | 15                                       | 10                        | 25         |      |
| MC14053  |  |  |                           |            | ns   |
| t <sub>PLH</sub> , t <sub>PHL</sub> = (0.17 ns/pF) C <sub>L</sub> + 16.5 ns  |  | 5.0                                      | 25                        | 65         |      |
| t <sub>PLH</sub> , t <sub>PHL</sub> = (0.08 ns/pF) C <sub>L</sub> + 4.0 ns   |  | 10                                       | 8.0                       | 20         |      |
| $t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) C <sub>L</sub> + 3.0 ns   |  | 15                                       | 6.0                       | 15         |      |
| Inhibit to Output ( $R_L = 10 k\Omega$ , $V_{EE} = V_{SS}$ )<br>Output "1" or "0" to High Impedance, or<br>High Impedance to "1" or "0" Level  | t <sub>PHZ</sub> , t <sub>PLZ</sub> ,<br>t <sub>PZH</sub> , t <sub>PZL</sub> |  |                           |            | ns   |
| MC14051B   |  | 5.0                                      | 350                       | 700        |      |
|  |  | 10                                       | 170                       | 340        |      |
|  |  | 15                                       | 140                       | 280        |      |
| MC14052B   |  | 5.0                                      | 300                       | 600        | ns   |
|  |  | 10                                       | 155                       | 310        |      |
|  |  | 15                                       | 125                       | 250        |      |
| MC14053B   |  | 5.0                                      | 275                       | 550        | ns   |
|  |  | 10<br>15                                 | 140<br>110                | 280<br>220 |      |
| Control Input to Output ( $R_L$ = 1 k $\Omega$ , $V_{EE}$ = $V_{SS}$ )   | t <sub>PLH</sub> , t <sub>PHL</sub>  |  |                           |            | ns   |
| MC14051B   |  | 5.0                                      | 360                       | 720        |      |
|  |  | 10                                       | 160                       | 320        |      |
|  |  | 15                                       | 120                       | 240        |      |
| MC14052B   |  | 5.0                                      | 325                       | 650        | ns   |
|  |  | 10                                       | 130                       | 260        |      |
|  |  | 15                                       | 90                        | 180        |      |
| MC14053B   |  | 5.0                                      | 300                       | 600        | ns   |
|  |  | 10<br>15                                 | 120<br>80                 | 240<br>160 |      |
| Second Harmonic Distortion   | _  | 10                                       | 0.07                      | -          | %    |
| $(R_L = 10K\Omega, f = 1 \text{ kHz}) \text{ V}_{in} = 5 \text{ V}_{PP}$   |  | 10                                       | 0.07                      |            | 70   |
| Bandwidth (Figure 7)   | BW   | 10                                       | 17                        | -          | MHz  |
| (R <sub>L</sub> = 50 $\Omega$ , V <sub>in</sub> = 1/2 (V <sub>DD</sub> -V <sub>EE</sub> ) p-p, C <sub>L</sub> = 50pF<br>20 Log (V <sub>out</sub> /V <sub>in</sub> ) = - 3 dB)                                  |  |  |                           |            |      |
| Dff Channel Feedthrough Attenuation (Figure 7)<br>$R_L = 1K\Omega$ , $V_{in} = 1/2$ ( $V_{DD} - V_{EE}$ ) p-p<br>$f_{in} = 4.5$ MHz — MC14051B<br>$f_{in} = 30$ MHz — MC14052B<br>$f_{in} = 55$ MHz — MC14053B | -  | 10                                       | 50                        | -          | dB   |
| Channel Separation (Figure 8)<br>( $R_L = 1 \ k\Omega$ , $V_{in} = 1/2 \ (V_{DD} - V_{EE}) \ p-p$ ,<br>$f_{in} = 3.0 \ MHz$  | -  | 10                                       | -50                       | -          | dB   |
| Crosstalk, Control Input to Common O/I (Figure 9)<br>( $R_1 = 1 \ k\Omega$ , $R_L = 10 \ k\Omega$<br>Control $t_{TLH} = t_{THL} = 20 \ ns$ , Inhibit = V <sub>SS</sub> )                                       | -  | 10                                       | 75                        | -          | mV   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The formulas given are for the typical characteristics only at 25°C.
5. Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.




**Figure 1. Switch Circuit Schematic** 

|         | TRUTH TABLE |      |   |          |      |        |    |       |    |  |  |  |  |
|---------|-------------|------|---|----------|------|--------|----|-------|----|--|--|--|--|
| Cont    | rol In      | pute | 3 |          |      |        |    |       |    |  |  |  |  |
|         | S           | elec | t |          | ON S | witche | s  |       |    |  |  |  |  |
| Inhibit | C*          | в    | Α | MC14051B | MC14 | 1052B  | MC | C1405 | 3B |  |  |  |  |
| 0       | 0           | 0    | 0 | X0       | Y0   | X0     | Z0 | Y0    | X0 |  |  |  |  |
| 0       | 0           | 0    | 1 | X1       | Y1   | X1     | Z0 | Y0    | X1 |  |  |  |  |
| 0       | 0           | 1    | 0 | X2       | Y2   | X2     | Z0 | Y1    | X0 |  |  |  |  |
| 0       | 0           | 1    | 1 | X3       | Y3   | Х3     | Z0 | Y1    | X1 |  |  |  |  |
| 0       | 1           | 0    | 0 | X4       |      |        | Z1 | Y0    | X0 |  |  |  |  |
| 0       | 1           | 0    | 1 | X5       |      |        | Z1 | Y0    | X1 |  |  |  |  |
| 0       | 1           | 1    | 0 | X6       |      |        | Z1 | Y1    | X0 |  |  |  |  |
| 0       | 1           | 1    | 1 | X7       |      |        | Z1 | Y1    | X1 |  |  |  |  |
| 1       | х           | х    | х | None     | No   | one    |    | None  |    |  |  |  |  |

\*Not applicable for MC14052

x = Don't Care








Figure 2. MC14051B Functional Diagram




Figure 4. MC14053B Functional Diagram



# **TEST CIRCUITS**




Figure 5.  $\Delta V$  Across Switch




Figure 6. Propagation Delay Times, Control and Inhibit to Output

A, B, and C inputs used to turn ON or OFF the switch under test.




Figure 7. Bandwidth and Off-Channel **Feedthrough Attenuation** 





Figure 8. Channel Separation (Adjacent Channels Used For Setup)





See also Figures 7 and 8 in the MC14016B data sheet.






Figure 10. Off Channel Leakage





# TYPICAL RESISTANCE CHARACTERISTICS





# **APPLICATIONS INFORMATION**

Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9 V<sub>p-p</sub> analog signal.

The digital control logic levels are determined by V<sub>DD</sub> and V<sub>SS</sub>. The V<sub>DD</sub> voltage is the logic high voltage; the V<sub>SS</sub> voltage is logic low. For the example,  $V_{DD} = +5 \text{ V} = \text{logic}$ high at the control inputs;  $V_{SS} = GND = 0$  V = logic low.

The maximum analog signal level is determined by  $V_{DD}$ and V<sub>EE</sub>. The V<sub>DD</sub> voltage determines the maximum recommended peak above VSS. The VEE voltage determines the maximum swing below VSS. For the example,  $V_{DD} - V_{SS} = 5 V$  maximum swing above  $V_{SS}$ ;  $V_{SS} - V_{EE} = 5 V$  maximum swing below  $V_{SS}$ . The example shows a  $\pm 4.5$  V signal which allows a 1/2 volt margin at each peak. If voltage transients above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between V<sub>DD</sub> and V<sub>EE</sub> is 18.0 V. Most parameters are specified up to 15 V which is the recommended maximum difference between  $V_{\mbox{\scriptsize DD}}$  and  $V_{\mbox{\scriptsize EE}}.$ 

Balanced supplies are not required. However, VSS must be greater than or equal to  $V_{EE}$ . For example,  $V_{DD} = +10$  V,  $V_{SS}$  = +5 V, and  $V_{EE}$  – 3 V is acceptable. See the Table below.




Figure B. External Germanium or Schottky Clipping Diodes

#### POSSIBLE SUPPLY CONNECTIONS

| V <sub>DD</sub><br>In Volts | V <sub>SS</sub><br>In Volts | V <sub>EE</sub><br>In Volts | Control Inputs<br>Logic High/Logic Low<br>In Volts | Maximum Analog Signal Range<br>In Volts |
|-----------------------------|-----------------------------|-----------------------------|--|---|
| +8                          | 0                           | 8                           | +8/0   | +8 to -8 = 16 V <sub>p-p</sub>          |
| +5                          | 0                           | -12                         | +5/0   | +5 to $-12 = 17 V_{p-p}$                |
| +5                          | 0                           | 0                           | +5/0   | +5 to 0 = 5 V <sub>p-p</sub>            |
| +5                          | 0                           | -5                          | +5/0   | +5 to –5 = 10 V <sub>p–p</sub>          |
| +10                         | +5                          | -5                          | +10/ +5  | +10 to $-5 = 15 V_{p-p}$                |

## **ORDERING INFORMATION**

| Device          | Package               | Shipping <sup>†</sup> |
|-----------------|-----------------------|-----------------------|
| MC14051BDG      | SOIC-16<br>(Pb-Free)  | 48 Units / Rail       |
| NLV14051BDG*    | SOIC-16<br>(Pb-Free)  | 48 Units / Rail       |
| MC14051BDR2G    | SOIC-16<br>(Pb-Free)  | 2500 / Tape & Reel    |
| NLV14051BDR2G*  | SOIC-16<br>(Pb-Free)  | 2500 / Tape & Reel    |
| MC14051BDTR2G   | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel    |
| NLV14051BDTR2G* | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel    |

| MC14052BDG      | SOIC-16<br>(Pb-Free)  | 48 Units / Rail    |
|-----------------|-----------------------|--------------------|
| NLV14052BDG*    | SOIC-16<br>(Pb-Free)  | 48 Units / Rail    |
| MC14052BDR2G    | SOIC-16<br>(Pb-Free)  | 2500 / Tape & Reel |
| NLV14052BDR2G*  | SOIC-16<br>(Pb-Free)  | 2500 / Tape & Reel |
| MC14052BDTR2G   | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel |
| NLV14052BDTR2G* | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel |

| MC14053BDG      | SOIC-16<br>(Pb-Free)  | 48 Units / Rail    |
|-----------------|-----------------------|--------------------|
| NLV14053BDG*    | SOIC-16<br>(Pb-Free)  | 48 Units / Rail    |
| MC14053BDR2G    | SOIC-16<br>(Pb-Free)  | 2500 / Tape & Reel |
| NLV14053BDR2G*  | SOIC-16<br>(Pb-Free)  | 2500 / Tape & Reel |
| MC14053BDTR2G   | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel |
| NLV14053BDTR2G* | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.





MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B              | <b>BASB42566B</b> Electronic versions are uncontrolled except when accessed directly from the Document Reposit<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |  |  |
|------------------|--------------------------|---|-------------|--|--|--|--|
| DESCRIPTION:     | SOIC-16 9.90X3.90X1.37 1 | .27P  | PAGE 1 OF 2 |  |  |  |  |
|                  |                          |   |             |  |  |  |  |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

## GENERIC MARKING DIAGRAM\*

| 16 | A | H   | A. | - A | - A | A   | A. | Æ |
|----|---|-----|----|-----|-----|-----|----|---|
|    |   | XX) |    |     |     |     |    |   |
|    |   | XX  | XX | XX  | XX  | XX) | ΧX | x |
|    | 0 |     |    | NĽ  |     |     |    |   |
| 1  | H | H   | Н  | Н   | Н   | Н   | Н  | Ъ |

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1:  |  | STYLE 2:  |  | STYLE 3:  | c  | STYLE 4: |                   |
|---|--|---|--|---|--|----------|-------------------|
| PIN 1.  | COLLECTOR  | PIN 1.  | CATHODE  | PIN 1.  | COLLECTOR, DYE #1  | PIN 1.   | COLLECTOR, DYE #1 |
| 2.  |  | 2.  | ANODE  | 2.  | BASE, #1   | 2.       | ,                 |
| 3.  | EMITTER  | 3.  | NO CONNECTION  | 3.  | EMITTER, #1  | 3.       |                   |
| 4.  | NO CONNECTION  | 4.  | CATHODE  | 4.  | COLLECTOR, #1  | 4.       | ,                 |
|   | EMITTER  |   | CATHODE  |   | COLLECTOR, #2  |          | COLLECTOR, #3     |
| 5.<br>6.  |  | 5.<br>6.  | NO CONNECTION  | 5.<br>6.  | BASE. #2   | 5.<br>6. | COLLECTOR, #3     |
| 0.<br>7.  |  | 0.<br>7.  |  | 7.  | - ,  | 7.       |                   |
| 8.  |  | 8.  | CATHODE  | 8.  |  | 8.       | ,                 |
|   | BASE   | 9.  | CATHODE  |   | COLLECTOR, #2  | 9.       | ,                 |
| 10.   | EMITTER  | •.  | ANODE  |   | BASE, #3   | 10.      | - ,               |
|   | NO CONNECTION  | 11.   | NO CONNECTION  |   | EMITTER, #3  | 11.      |                   |
|   | EMITTER  | 12.   | CATHODE  |   | COLLECTOR, #3  | 12.      |                   |
|   | BASE   | 13.   | CATHODE  | 13.   |  | 13.      | , .               |
| 14.   |  | 14.   | NO CONNECTION  |   | BASE, #4   | 14.      |                   |
| 15.   | EMITTER  | 15.   | ANODE  | 15.   |  | 15.      | BASE, #1          |
| 16.   |  | 16.   | CATHODE  | 16.   |  | 16.      | EMITTER, #1       |
|   |  |   |  |   |  |          |                   |
|   |  |   |  |   |  |          |                   |
| STYLE 5:  |  | STYLE 6:  |  | STYLE 7:  |  |          |                   |
| STYLE 5:<br>PIN 1.  | DRAIN, DYE #1  | STYLE 6:<br>PIN 1.  | CATHODE  | STYLE 7:<br>PIN 1.  | SOURCE N-CH  |          |                   |
|   | DRAIN, DYE #1<br>DRAIN, #1   |   | CATHODE<br>CATHODE   | ••••  | SOURCE N-CH<br>COMMON DRAIN (OUTPUT)   | 1        |                   |
| PIN 1.  | ,  | PIN 1.  |  | PIN 1.  |  |          |                   |
| PIN 1.<br>2.  | DRAIN, #1  | PIN 1.<br>2.  | CATHODE  | PIN 1.<br>2.  | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT   |          |                   |
| PIN 1.<br>2.<br>3.  | DRAIN, #1<br>DRAIN, #2   | PIN 1.<br>2.<br>3.  | CATHODE<br>CATHODE   | PIN 1.<br>2.<br>3.  | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT   |          |                   |
| PIN 1.<br>2.<br>3.<br>4.  | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2  | PIN 1.<br>2.<br>3.<br>4.  | CATHODE<br>CATHODE<br>CATHODE  | PIN 1.<br>2.<br>3.<br>4.  | COMMON DRAIN (OUTPUT)<br>COMMON DRAIN (OUTPUT)<br>GATE P-CH  |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.  | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3   | PIN 1.<br>2.<br>3.<br>4.<br>5.  | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE  | PIN 1.<br>2.<br>3.<br>4.<br>5.  | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT  |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.  | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.  | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.  | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT  |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.  | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.  | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.  | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT  |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.  | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4   | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.                                    | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.  | COMMON DRAIN (OUTPUT,<br>COMMON DRAIN (OUTPUT,<br>GATE P-CH<br>COMMON DRAIN (OUTPUT,<br>COMMON DRAIN (OUTPUT,<br>COMMON DRAIN (OUTPUT,<br>SOURCE P-CH<br>SOURCE P-CH   |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.                                    | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4<br>GATE, #4  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.                             | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>ANODE   | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.                             | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>SOURCE P-CH<br>SOURCE P-CH  |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.                             | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4<br>GATE, #4<br>SOURCE, #4<br>GATE, #3  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>9.<br>10.                       | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>ANODE<br>ANODE  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.               | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>SOURCE P-CH<br>SOURCE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT  |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.                      | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4<br>GATE, #4<br>SOURCE, #4<br>GATE, #3  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.                      | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>ANODE<br>ANODE<br>ANODE  | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.               | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>SOURCE P-CH<br>SOURCE P-CH<br>SOURCE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT   |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.                      | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4<br>GATE, #4<br>SOURCE, #4<br>GATE, #3<br>SOURCE, #2<br>SOURCE, #2                              | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.<br>14. | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE        | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.        | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>SOURCE P-CH<br>SOURCE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT  |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.        | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4<br>DRAIN, #4<br>GATE, #4<br>SOURCE, #4<br>SOURCE, #3<br>SOURCE, #3<br>SOURCE, #2<br>SOURCE, #1 | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.<br>14. | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.        | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>SOURCE P-CH<br>SOURCE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE N-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT |          |                   |
| PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.<br>14. | DRAIN, #1<br>DRAIN, #2<br>DRAIN, #2<br>DRAIN, #3<br>DRAIN, #3<br>DRAIN, #4<br>DRAIN, #4<br>GATE, #4<br>SOURCE, #4<br>GATE, #3<br>SOURCE, #2<br>SOURCE, #2                              | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.<br>14. | CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>CATHODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE<br>ANODE        | PIN 1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.<br>14. | COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>SOURCE P-CH<br>SOURCE P-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>GATE N-CH<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT<br>COMMON DRAIN (OUTPUT                         |          |                   |

| DOCUMENT NUMBER: | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |             |  |  |  |
|------------------|---|--|-------------|--|--|--|
| DESCRIPTION:     | SOIC-16 9.90X3.90X1.37 1.27P  |  | PAGE 2 OF 2 |  |  |  |
|                  |   |  |             |  |  |  |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER:   | 98ASH70247A | the Document Repository.<br>COPY" in red. |             |  |
|--|-------------|---|-------------|--|
| DESCRIPTION:   | TSSOP-16    |   | PAGE 1 OF 1 |  |
|  |             |   |             |  |
| onsemi and ONSEMi are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves |             |   |             |  |

onsemit and OTISCT III are trademarks of Semiconductor Components industrials, LLC dua onsemit or its subsidiaries in the Onited States and/or other countries. Onsemit reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>