

C8051F52x/F53x

8/4/2 kB ISP Flash MCU Family

Analog Peripherals

12-Bit ADC

- Programmable throughput up to 200 ksps
- Up to 6/16 external inputs
- Data dependent windowed interrupt generator
- Built-in temperature sensor
- Comparator
 - Programmable hysteresis and response time
 - Configurable as wake-up or reset source
 - Low current
- POR/Brownout Detector
- Voltage Reference—1.5 and 2.2 V
- (programmable)

On-Chip Debug

- On-chip debug circuitry facilitates full-speed, nonintrusive in-system debug (No emulator required)
- Provides breakpoints, single stepping
- Inspect/modify memory and registers
- Complete development kit
- Supply Voltage 2.0 to 5.25 V
- Built-in LDO regulator

High-Speed 8051 µC Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to **25 MIPS** throughput with 25 MHz system clock
- Expanded interrupt handler

Memory

- 8/4/2 kB Flash; In-system byte programmable in 512 byte sectors
- 256 bytes internal data RAM

Digital Peripherals

- 16/6 port I/O; push-pull or open-drain, 5 V tolerant
- Hardware SPI™, and UART serial port
- LIN 2.1 Controller (Master and Slave capable); no crystal required
- Three general purpose 16-bit counter/timers
- Programmable 16-bit counter/timer array with three capture/compare modules, WDT

Clock Sources

- Internal oscillators: 24.5 MHz **±0.5%** accuracy supports UART and LIN-Master operation
- External oscillator: Crystal, RC, C, or Clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly

Packages

- 10-Pin DFN (3 x 3 mm)
- 20-pin QFN (4 x 4 mm)
- 20-pin TSSOP

Automotive Qualified

- Temperature Range: -40 to +125 °C
- Compliant to AEC-Q100



Table of Contents

1.	System Overview	13
	1.1. Ordering Information	14
	1.2. CIP-51™ Microcontroller	19
	1.2.1. Fully 8051 Compatible Instruction Set	19
	1.2.2. Improved Throughput	19
	1.2.3. Additional Features	19
	1.2.4. On-Chip Debug Circuitry	19
	1.3. On-Chip Memory	21
	1.4. Operating Modes	22
	1.5. 12-Bit Analog to Digital Converter	23
	1.6. Programmable Comparator	24
	1.7. Voltage Regulator	24
	1.8. Serial Port	24
	1.9. Port Input/Output	25
2.	Electrical Characteristics	26
	2.1. Absolute Maximum Ratings	26
	2.2. Electrical Characteristics	27
3.	Pinout and Package Definitions	36
4.	12-Bit ADC (ADC0)	53
	4.1. Analog Multiplexer	53
	4.2. Temperature Sensor	54
	4.3. ADC0 Operation	55
	4.3.1. Starting a Conversion	55
	4.3.2. Tracking Modes	55
	4.3.3. Timing	56
	4.3.4. Burst Mode	58
	4.3.5. Output Conversion Code	60
	4.3.6. Settling Time Requirements	61
	4.4. Selectable Gain	61
	4.4.1. Calculating the Gain Value	62
	4.4.2. Setting the Gain Value	63
	4.5. Programmable Window Detector	70
_	4.5.1. Window Detector In Single-Ended Mode	72
5.	Voltage Reference	73
6.	Voltage Regulator (REG0)	75
7.	Comparator	77
8.	CIP-51 Microcontroller	82
	8.1. Instruction Set	83
	8.1.1. Instruction and CPU Timing	83
	8.1.2. MOVX Instruction and Program Memory	84
		8/
	8.3. Power Management Modes	90
	8.3.1. Idle Mode	91



8.3.2. Stop Mode	91
8.3.3. Suspend Mode	91
9. Memory Organization and SFRs	93
9.1. Program Memory	93
9.2. Data Memory	94
9.3. General Purpose Registers	94
9.4. Bit Addressable Locations	94
9.5. Stack	94
9.6. Special Function Registers	94
10. Interrupt Handler	99
10.1. MCU Interrupt Sources and Vectors	99
10.2. Interrupt Priorities	99
10.3. Interrupt Latency	99
10.4. Interrupt Register Descriptions	101
10.5. External Interrupts	105
11. Reset Sources	107
11.1. Power-On Reset	108
11.2. Power-Fail Reset / VDD Monitors (VDDMON0 and VDDMON1)	109
11.2.1. VDD Monitor Thresholds and Minimum VDD	109
11.3. External Reset	111
11.4. Missing Clock Detector Reset	111
11.5. Comparator Reset	111
11.6. PCA Watchdog Timer Reset	111
11.7. Flash Error Reset	111
11.8. Software Reset	112
12. Flash Memory	114
12.1. Programming The Flash Memory	114
12.1.1. Flash Lock and Key Functions	114
12.1.2. Flash Erase Procedure	115
12.1.3. Flash Write Procedure	115
12.2. Flash Write and Erase Guidelines	116
12.2.1. V _{DD} Maintenance and the V _{DD} monitor	116
12.2.2. PSWE Maintenance	116
12.2.3. System Clock	117
12.3. Non-volatile Data Storage	118
12.4. Security Options	118
13. Port Input/Output	121
13.1. Priority Crossbar Decoder	123
13.2. Port I/O Initialization	127
13.3. General Purpose Port I/O	129
14. Oscillators	136
14.1. Programmable Internal Oscillator	136
14.1.1. Internal Oscillator Suspend Mode	137
14.2. External Oscillator Drive Circuit	140
14.2.1. Clocking Timers Directly Through the External Oscillator	140



14.2.2. External Crystal Example	140
14.2.3. External RC Example	142
14.2.4. External Capacitor Example	142
14.3. System Clock Selection	144
15. UART0	145
15.1. Enhanced Baud Rate Generation	146
15.2. Operational Modes	147
15.2.1. 8-Bit UART	147
15.2.2. 9-Bit UART	148
15.3. Multiprocessor Communications	149
16. Enhanced Serial Peripheral Interface (SPI0)	152
16.1. Signal Descriptions	153
16.1.1. Master Out, Slave In (MOSI)	153
16.1.2. Master In, Slave Out (MISO)	153
16.1.3. Serial Clock (SCK)	153
16.1.4. Slave Select (NSS)	153
16.2. SPI0 Master Mode Operation	154
16.3. SPI0 Slave Mode Operation	155
16.4. SPI0 Interrupt Sources	156
16.5. Serial Clock Timing	157
16.6. SPI Special Function Registers	157
17. LIN (C8051F520/0A/3/3A/6/6A and C8051F530/0A/3/3A/6/6A)	165
17.1. Software Interface with the LIN Peripheral	166
17.2. LIN Interface Setup and Operation	166
17.2.1. Mode Definition	166
17.2.2. Baud Rate Options: Manual or Autobaud	166
17.2.3. Baud Rate Calculations—Manual Mode	166
17.2.4. Baud Rate Calculations—Automatic Mode	169
17.3. LIN Master Mode Operation	170
17.4. LIN Slave Mode Operation	171
17.5. Sleep Mode and Wake-Up	172
17.6. Error Detection and Handling	172
17.7. LIN Registers	173
17.7.1. LIN Direct Access SFR Registers Definition	173
17.7.2. LIN Indirect Access SFR Registers Definition	175
18. Timers	183
18.1. Timer 0 and Timer 1	183
18.1.1. Mode 0: 13-bit Counter/Timer	183
18.1.2. Mode 1: 16-bit Counter/Timer	185
18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	185
18.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	186
18.2. Timer 2	191
18.2.1. 16-bit Timer with Auto-Reload	191
18.2.2. 8-bit Timers with Auto-Reload	192
	400



19. Programmable Counter Array (PCA0)	196
19.1. PCA Counter/Timer	197
19.2. Capture/Compare Modules	198
19.2.1. Edge-triggered Capture Mode	199
19.2.2. Software Timer (Compare) Mode	200
19.2.3. High Speed Output Mode	201
19.2.4. Frequency Output Mode	202
19.2.5. 8-Bit Pulse Width Modulator Mode	203
19.2.6. 16-Bit Pulse Width Modulator Mode	204
19.3. Watchdog Timer Mode	204
19.3.1. Watchdog Timer Operation	205
19.3.2. Watchdog Timer Usage	206
19.4. Register Descriptions for PCA	207
20. Device Specific Behavior	211
20.1. Device Identification	211
20.2. Reset Pin Behavior	212
20.3. Reset Time Delay	212
20.4. VDD Monitors and VDD Ramp Time	212
20.5. VDD Monitor (VDDMON0) High Threshold Setting	213
20.6. Reset Low Time	213
20.7. Internal Oscillator Suspend Mode	213
20.8. UART Pins	214
20.9. LIN	214
20.9.1. Stop Bit Check	214
20.9.2. Synch Break and Synch Field Length Check	214
21. C2 Interface	215
21.1. C2 Interface Registers	215
21.2. C2 Pin Sharing	217
Document Change List	218



List of Figures

Figure 1.1. C8051F53xA/F53x-C Block Diagram	17
Figure 1.2. C8051F52xA/F52x-C Block Diagram	17
Figure 1.3. C8051F53x Block Diagram (Silicon Revision A)	18
Figure 1.4. C8051F52x Block Diagram (Silicon Revision A)	18
Figure 1.5. Development/In-System Debug Diagram	20
Figure 1.6. Memory Map	21
Figure 1.7. 12-Bit ADC Block Diagram	23
Figure 1.8. Comparator Block Diagram	24
Figure 1.9. Port I/O Functional Block Diagram	25
Figure 3.1. DFN-10 Pinout Diagram (Top View)	36
Figure 3.2. DFN-10 Package Diagram	39
Figure 3.3. DFN-10 Landing Diagram	40
Figure 3.4. TSSOP-20 Pinout Diagram (Top View)	41
Figure 3.5. TSSOP-20 Package Diagram	44
Figure 3.6. TSSOP-20 Landing Diagram	45
Figure 3.7. QFN-20 Pinout Diagram (Top View)	46
Figure 3.8. QFN-20 Package Diagram*	49
Figure 3.9. QFN-20 Landing Diagram*	51
Figure 4.1. ADC0 Functional Block Diagram	53
Figure 4.2. Typical Temperature Sensor Transfer Function	54
Figure 4.3. ADC0 Tracking Modes	56
Figure 4.4. 12-Bit ADC Tracking Mode Example	57
Figure 4.5. 12-Bit ADC Burst Mode Example with Repeat Count Set to 4	59
Figure 4.6. ADC0 Equivalent Input Circuits	61
Figure 4.7. ADC Window Compare Example: Right-Justified Single-Ended Data	72
Figure 4.8. ADC Window Compare Example: Left-Justified Single-Ended Data	72
Figure 5.1. Voltage Reference Functional Block Diagram	73
Figure 6.1. External Capacitors for Voltage Regulator Input/Output	75
Figure 7.1. Comparator Functional Block Diagram	77
Figure 7.2. Comparator Hysteresis Plot	78
Figure 8.1. CIP-51 Block Diagram	82
Figure 9.1. Memory Map	93
Figure 11.1. Reset Sources 1	107
Figure 11.2. Power-On and V _{DD} Monitor Reset Timing 1	108
Figure 12.1. Flash Program Memory Map 1	118
Figure 13.1. Port I/O Functional Block Diagram 1	121
Figure 13.2. Port I/O Cell Block Diagram 1	122
Figure 13.3. Crossbar Priority Decoder with No Pins Skipped	
(TSSOP 20 and QFN 20)1	123
Figure 13.4. Crossbar Priority Decoder with Crystal Pins Skipped	
(TSSOP 20 and QFN 20) 1	124
Figure 13.5. Crossbar Priority Decoder with No Pins Skipped (DFN 10) 1	125
Figure 13.6. Crossbar Priority Decoder with Some Pins Skipped (DFN 10) 1	126



Figure 14.1 Oscillator Diagram	136
Figure 14.2. 32 kHz External Crystal Example	141
Figure 15.1. UART0 Block Diagram	145
Figure 15.2. UART0 Baud Rate Logic	146
Figure 15.3. UART Interconnect Diagram	147
Figure 15.4. 8-Bit UART Timing Diagram	147
Figure 15.5. 9-Bit UART Timing Diagram	148
Figure 15.6. UART Multi-Processor Mode Interconnect Diagram	149
Figure 16.1. SPI Block Diagram	152
Figure 16.2. Multiple-Master Mode Connection Diagram	155
Figure 16.3. 3-Wire Single Master and Slave Mode Connection Diagram	155
Figure 16.4. 4-Wire Single Master and Slave Mode Connection Diagram	155
Figure 16.5. Data/Clock Timing Relationship	157
Figure 16.6. SPI Master Timing (CKPHA = 0)	162
Figure 16.7. SPI Master Timing (CKPHA = 1)	162
Figure 16.8. SPI Slave Timing (CKPHA = 0)	163
Figure 16.9. SPI Slave Timing (CKPHA = 1)	163
Figure 17.1. LIN Block Diagram	165
Figure 18.1. T0 Mode 0 Block Diagram	184
Figure 18.2. T0 Mode 2 Block Diagram	185
Figure 18.3. T0 Mode 3 Block Diagram	186
Figure 18.4. Timer 2 16-Bit Mode Block Diagram	191
Figure 18.5. Timer 2 8-Bit Mode Block Diagram	192
Figure 18.6. Timer 2 Capture Mode Block Diagram	193
Figure 19.1. PCA Block Diagram	196
Figure 19.2. PCA Counter/Timer Block Diagram	197
Figure 19.3. PCA Interrupt Block Diagram	198
Figure 19.4. PCA Capture Mode Diagram	199
Figure 19.5. PCA Software Timer Mode Diagram	200
Figure 19.6. PCA High-Speed Output Mode Diagram	201
Figure 19.7. PCA Frequency Output Mode	202
Figure 19.8. PCA 8-Bit PWM Mode Diagram	203
Figure 19.9. PCA 16-Bit PWM Mode	204
Figure 19.10. PCA Module 2 with Watchdog Timer Enabled	205
Figure 20.1. Device Package—TSSOP 20	211
Figure 20.2. Device Package—QFN 20	211
Figure 20.3. Device Package—DFN 10	212
Figure 21.1. Typical C2 Pin Sharing	217



List of Tables

Table 1.1. Product Selection Guide	. 15
Table 1.2. Product Selection Guide (Not Recommended for New Designs)	. 16
Table 1.3. Operating Modes Summary	. 22
Table 2.1. Absolute Maximum Ratings	. 26
Table 2.2. Global DC Electrical Characteristics	. 27
Table 2.3. ADC0 Electrical Characteristics	. 29
Table 2.4. Temperature Sensor Electrical Characteristics	. 30
Table 2.5. Voltage Reference Electrical Characteristics	. 30
Table 2.6. Voltage Regulator Electrical Specifications	. 31
Table 2.7. Comparator Electrical Characteristics	. 32
Table 2.8. Reset Electrical Characteristics	. 33
Table 2.9. Flash Electrical Characteristics	. 34
Table 2.10. Port I/O DC Electrical Characteristics	. 34
Table 2.11. Internal Oscillator Electrical Characteristics	. 35
Table 3.1. Pin Definitions for the C8051F52x and C8051F52xA (DFN 10)	. 37
Table 3.2. DFN-10 Package Diagram Dimensions	. 39
Table 3.3. DFN-10 Landing Diagram Dimensions	. 40
Table 3.4. Pin Definitions for the C8051F53x and C805153xA (TSSOP 20)	. 41
Table 3.5. TSSOP-20 Package Diagram Dimensions	. 44
Table 3.6. TSSOP-20 Landing Diagram Dimensions	. 45
Table 3.7. Pin Definitions for the C8051F53x and C805153xA (QFN 20)	. 47
Table 3.8. QFN-20 Package Diagram Dimensions	. 50
Table 3.9. QFN-20 Landing Diagram Dimensions	. 52
Table 8.1. CIP-51 Instruction Set Summary	. 84
Table 9.1. Special Function Register (SFR) Memory Map	. 95
Table 9.2. Special Function Registers	. 96
Table 10.1. Interrupt Summary	100
Table 12.1. Flash Security Summary	119
Table 15.1. Timer Settings for Standard Baud Rates	
Using the Internal Oscillator	151
Table 16.1. SPI Slave Timing Parameters	164
Table 17.1. Baud-Rate Calculation Variable Ranges	167
Table 17.2. Manual Baud Rate Parameters Examples	168
Table 17.3. Autobaud Parameters Examples	169
Table 17.4. LIN Registers* (Indirectly Addressable)	175
Table 19.1. PCA Timebase Input Options	197
Table 19.2. PCA0CPM Register Settings for PCA Capture/Compare Modules	198
Table 19.3. Watchdog Timer Timeout Intervals1	206



List of Registers

SFR Definition 4.4. ADC0MX: ADC0 Channel Select	. 65
SFR Definition 4.5. ADC0CF: ADC0 Configuration	. 66
SFR Definition 4.6. ADC0H: ADC0 Data Word MSB	. 67
SFR Definition 4.7. ADC0L: ADC0 Data Word LSB	. 67
SFR Definition 4.8. ADC0CN: ADC0 Control	. 68
SFR Definition 4.9. ADC0TK: ADC0 Tracking Mode Select	. 69
SFR Definition 4.10. ADC0GTH: ADC0 Greater-Than Data High Byte	. 70
SFR Definition 4.11. ADC0GTL: ADC0 Greater-Than Data Low Byte	. 70
SFR Definition 4.12. ADC0LTH: ADC0 Less-Than Data High Byte	. 71
SFR Definition 4.13. ADC0LTL: ADC0 Less-Than Data Low Byte	. 71
SFR Definition 5.1. REF0CN: Reference Control	. 74
SFR Definition 6.1. REG0CN: Regulator Control	. 76
SFR Definition 7.1. CPT0CN: Comparator0 Control	. 79
SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection	. 80
SFR Definition 7.3. CPT0MD: Comparator0 Mode Selection	. 81
SFR Definition 8.1. SP: Stack Pointer	. 88
SFR Definition 8.2. DPL: Data Pointer Low Byte	. 88
SFR Definition 8.3. DPH: Data Pointer High Byte	. 88
SFR Definition 8.4. PSW: Program Status Word	. 89
SFR Definition 8.5. ACC: Accumulator	. 90
SFR Definition 8.6. B: B Register	. 90
SFR Definition 8.7. PCON: Power Control	. 92
SFR Definition 10.1. IE: Interrupt Enable	101
SFR Definition 10.2. IP: Interrupt Priority	102
SFR Definition 10.3. EIE1: Extended Interrupt Enable 1	103
SFR Definition 10.4. EIP1: Extended Interrupt Priority 1	104
SFR Definition 10.5. IT01CF: INT0/INT1 Configuration	106
SFR Definition 11.1. VDDMON: VDD Monitor Control	110
SFR Definition 11.2. RSTSRC: Reset Source	113
SFR Definition 12.1. PSCTL: Program Store R/W Control	120
SFR Definition 12.2. FLKEY: Flash Lock and Key	120
SFR Definition 13.1. XBR0: Port I/O Crossbar Register 0	128
SFR Definition 13.2. XBR1: Port I/O Crossbar Register 1	129
SFR Definition 13.3. P0: Port0	130
SFR Definition 13.4. P0MDIN: Port0 Input Mode	130
SFR Definition 13.5. P0MDOUT: Port0 Output Mode	131
SFR Definition 13.6. P0SKIP: Port0 Skip	131
SFR Definition 13.7. P0MAT: Port0 Match	132
SFR Definition 13.8. P0MASK: Port0 Mask	132
SFR Definition 13.9. P1: Port1	133
SFR Definition 13.10. P1MDIN: Port1 Input Mode	133
SFR Definition 13.11. P1MDOUT: Port1 Output Mode	134
SFR Definition 13.12. P1SKIP: Port1 Skip	134



SFR Definition 13.13. P0SKIP: Port0 Skip	135
SFR Definition 13.14. P1MAT: Port1 Match	135
SFR Definition 13.15. P1MASK: Port1 Mask	135
SFR Definition 14.1. OSCICN: Internal Oscillator Control	138
SFR Definition 14.2. OSCICL: Internal Oscillator Calibration	139
SFR Definition 14.3. OSCIFIN: Internal Fine Oscillator Calibration	139
SFR Definition 14.4. OSCXCN: External Oscillator Control	143
SFR Definition 14.5. CLKSEL: Clock Select	144
SFR Definition 15.1. SCON0: Serial Port 0 Control	150
SFR Definition 15.2. SBUF0: Serial (UART0) Port Data Buffer	151
SFR Definition 16.1. SPI0CFG: SPI0 Configuration	158
SFR Definition 16.2. SPI0CN: SPI0 Control	159
SFR Definition 16.3. SPI0CKR: SPI0 Clock Rate	160
SFR Definition 16.4. SPI0DAT: SPI0 Data	161
SFR Definition 17.1. LINADDR: Indirect Address Register	173
SFR Definition 17.2. LINDATA: LIN Data Register	173
SFR Definition 17.3. LINCF Control Mode Register	174
SFR Definition 17.4. LIN0DT1: LIN0 Data Byte 1	175
SFR Definition 17.5. LIN0DT2: LIN0 Data Byte 2	176
SFR Definition 17.6. LIN0DT3: LIN0 Data Byte 3	176
SFR Definition 17.7. LIN0DT4: LIN0 Data Byte 4	176
SFR Definition 17.8. LIN0DT5: LIN0 Data Byte 5	177
SFR Definition 17.9. LIN0DT6: LIN0 Data Byte 6	177
SFR Definition 17.10. LIN0DT7: LIN0 Data Byte 7	177
SFR Definition 17.11. LIN0DT8: LIN0 Data Byte 8	177
SFR Definition 17.12. LIN0CTRL: LIN0 Control Register	178
SFR Definition 17.13. LIN0ST: LIN0 STATUS Register	179
SFR Definition 17.14. LIN0ERR: LIN0 ERROR Register	180
SFR Definition 17.15. LIN0SIZE: LIN0 Message Size Register	181
SFR Definition 17.16. LIN0DIV: LIN0 Divider Register	181
SFR Definition 17.17. LIN0MUL: LIN0 Multiplier Register	182
SFR Definition 17.18. LIN0ID: LIN0 ID Register	182
SFR Definition 18.1. TCON: Timer Control	187
SFR Definition 18.2. TMOD: Timer Mode	188
SFR Definition 18.3. CKCON: Clock Control	189
SFR Definition 18.4. TL0: Timer 0 Low Byte	190
SFR Definition 18.5. TL1: Timer 1 Low Byte	190
SFR Definition 18.6. TH0: Timer 0 High Byte	190
SFR Definition 18.7. TH1: Timer 1 High Byte	190
SFR Definition 18.8. TMR2CN: Timer 2 Control	194
SFR Definition 18.9. TMR2RLL: Timer 2 Reload Register Low Byte	195
SFR Definition 18.10. TMR2RLH: Timer 2 Reload Register High Byte	195
SFR Definition 18.11. TMR2L: Timer 2 Low Byte	195
SFR Definition 18.12. TMR2H Timer 2 High Byte	195
SFR Definition 19.1. PCA0CN: PCA Control	207



SFR Definition 19.2. PCA0MD: PCA Mode
SFR Definition 19.3. PCA0CPMn: PCA Capture/Compare Mode
SFR Definition 19.4. PCA0L: PCA Counter/Timer Low Byte
SFR Definition 19.5. PCA0H: PCA Counter/Timer High Byte 210
SFR Definition 19.6. PCA0CPLn: PCA Capture Module Low Byte 210
SFR Definition 19.7. PCA0CPHn: PCA Capture Module High Byte 210
C2 Register Definition 21.1. C2ADD: C2 Address
C2 Register Definition 21.2. DEVICEID: C2 Device ID
C2 Register Definition 21.3. REVID: C2 Revision ID
C2 Register Definition 21.4. FPCTL: C2 Flash Programming Control 216
C2 Register Definition 21.5. FPDAT: C2 Flash Programming Data



1. System Overview

The C8051F52x/F52xA/F53x/F53xA family of devices are fully integrated, low power, mixed-signal systemon-a-chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 12-bit 200 ksps ADC with analog multiplexer and up to 16 analog inputs
- Precision programmable 24.5 MHz internal oscillator that is within ±0.5% across the temperature range and for VDD voltages greater than or equal to the on-chip voltage regulator minimum output at the low setting. The oscillator is within ±1.0% for VDD voltages below this minimum output setting.
- Up to 7680 bytes of on-chip Flash memory
- 256 bytes of on-chip RAM
- Enhanced UART, and SPI serial interfaces implemented in hardware
- LIN 2.1 peripheral (fully backwards compatible, master and slave modes)
- Three general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with three capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V_{DD} Monitor, and Temperature Sensor
- On-chip Voltage Comparator
- Up to 16 Port I/O

With on-chip Power-On Reset, V_{DD} monitor, Watchdog Timer, and clock oscillator, the C8051F52x/F52xA/F53x/F53xA devices are truly standalone system-on-a-chip solutions. The Flash memory is byte writable and can be reprogrammed in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Laboratories 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system programming and debugging without occupying package pins.

Each device is specified for 2.0 to 5.25 V operation (supply voltage can be up to 5.25 V using on-chip regulator) over the automotive temperature range (–40 to +125 °C). The F52x/F52xA is available in the DFN10 (3 x 3 mm) package. The F53x/F53xA is available in the QFN20 (4 x 4 mm) or the TSSOP20 package.



1.1. Ordering Information

The following features are common to all devices in this family:

- 25 MHz system clock and 25 MIPS throughput (peak)
- 256 bytes of internal RAM
- Enhanced SPI peripheral
- Enhanced UART peripheral
- Three Timers
- Three Programmable Counter Array channels
- Internal 24.5 MHz oscillator
- Internal Voltage Regulator
- 12-bit, 200 ksps ADC
- Internal Voltage Reference and Temperature Sensor
- One Analog Comparator

Table 1.1 shows the features that differentiate the devices in this family.



Ordering Part Number		Flash Memory (kB)	{Port I/O	LIN	Package
	C8051F527A-IM	2	6		DFN-10
	C8051F530-C-IM	8	16	\checkmark	QFN-20
	C8051F531-C-AM	8	16		QFN-20
	C8051F534-C-IM	4	16		QFN-20

Table 1.1. Product Selection Guide

The -AM and -AQ devices receive full automotive quality production status, including AEC-Q100 qualification, registration with International Material Data System (IMDS) and Part Production Approval Process (PPAP) documentation. PPAP documentation is available at www.silabs.com with a registered and NDA approved user account. The -AM and -AQ devices enable high volume automotive OEM applications with their enhanced testing and processing. Please contact Silicon Labs sales for more information regarding – AM and -AQ devices for your automotive project.



Ordering Part Number	Flash Memory (kB)	Port I/Os	LIN	Package	Ordering Part Number	Flash Memory (kB)	Port I/Os	LIN	Package
C8051F520-C-IM	8	6	\checkmark	DFN-10	C8051F531-C-IT	8	16	—	TSSOP-20
C8051F520-C-AM	8	6	\checkmark	DFN-10	C8051F531-C-IM	8	16	_	QFN-20
C8051F521-C-IM	8	6		DFN-10	C8051F533A-IM	4	16	\checkmark	QFN-20
C8051F521A-IM	8	6		DFN-10	C8051F533-C-IM	4	16	\checkmark	QFN-20
C8051F524-C-IM	4	6	—	DFN-10	C8051F533-C-AM	4	16	\checkmark	QFN-20
C8051F530A-IM	8	16	\checkmark	QFN-20	C8051F534A-IM	4	16		QFN-20
C8051F530A-AM	8	16	\checkmark	QFN-20	C8051F534-C-AM	4	16		QFN-20
C8051F530-C-AM	8	16	\checkmark	QFN-20	C8051F536A-IM	2	16	\checkmark	QFN-20
C8051F530-C-IT	8	16	\checkmark	TSSOP-20	C8051F536-C-IM	2	16	\checkmark	QFN-20
C8051F530-C-AT	8	16	\checkmark	TSSOP-20	C8051F536-C-AM	2	16	\checkmark	QFN-20
C8051F530A-IT	8	16	\checkmark	TSSOP-20	C8051F537A-IM	2	16		QFN-20
C8051F531A-IM	8	16		QFN-20	C8051F537-C-IM	2	16	_	QFN-20
C8051F531A-AM	8	16		QFN-20	C8051F537-C-AM	2	16	_	QFN-20
C8051F531A-IT	8	16		TSSOP-20					

Table 1.2. Product Selection Guide (Not Recommended for New Designs)



Ordering Part Number	Flash Memory (kB)	Port I/Os	LIN	Package	Ordering Part Number	Flash Memory (kB)	Port I/Os	LIN	Package
C8051F520A-IM	8	6	\checkmark	DFN-10	C8051F530A-AT	8	16	\checkmark	TSSOP-20
C8051F521-C-AM	8	6	—	DFN-10	C8051F531A-AT	8	16	—	TSSOP-20
C8051F523A-IM	4	6	\checkmark	DFN-10	C8051F531-C-AT	8	16	—	TSSOP-20
C8051F523-C-IM	4	6	\checkmark	DFN-10	C8051F533A-IT	4	16	\checkmark	TSSOP-20
C8051F523-C-AM	4	6	~	DFN-10	C8051F533-C-IT	4	16	\checkmark	TSSOP-20
C8051F524A-IM	4	6	-	DFN-10	C8051F533-C-AT	4	16	\checkmark	TSSOP-20
C8051F524A-AM	4	6	—	DFN-10	C8051F534A-IT	4	16	—	TSSOP-20
C8051F524-C-AM	4	6	-	DFN-10	C8051F534-C-IT	4	16	—	TSSOP-20
C8051F526A-IM	2	6	~	DFN-10	C8051F534-C-AT	4	16	—	TSSOP-20
C8051F526-C-IM	2	6	\checkmark	DFN-10	C8051F536A-IT	2	16	\checkmark	TSSOP-20
C8051F526-C-AM	2	6	\checkmark	DFN-10	C8051F536-C-IT	2	16	\checkmark	TSSOP-20
C8051F527-C-IM	2	6	-	DFN-10	C8051F536-C-AT	2	16	\checkmark	TSSOP-20
C8051F527-C-AM	2	6	_	DFN-10	C8051F537A-IT	2	16		TSSOP-20
					C8051F537-C-IT	2	16	—	TSSOP-20
					C8051F537-C-AT	2	16	_	TSSOP-20

Table 1.3. Product Selection Guide (End of Life)









Figure 1.2. C8051F52xA/F52x-C Block Diagram





Figure 1.3. C8051F53x Block Diagram (Silicon Revision A)



Figure 1.4. C8051F52x Block Diagram (Silicon Revision A)



1.2. CIP-51[™] Microcontroller

1.2.1. Fully 8051 Compatible Instruction Set

The C8051F52x/F52xA/F53x/F53xA devices use Silicon Laboratories' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The C8051F52x/F52xA/F53x/F53xA family has a superset of all the peripherals included with a standard 8052.

1.2.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's system clock running at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

1.2.3. Additional Features

The C8051F52x/F52xA/F53x/F53xA family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

An extended interrupt handler allows the numerous analog and digital peripherals to operate independently of the controller core and interrupt the controller only when necessary. By requiring less intervention from the microcontroller core, an interrupt-driven system is more efficient and allows for easier implementation of multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip V_{DD} monitor, a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is factory calibrated to 24.5 MHz $\pm 0.5\%$ across the entire operating temperature and voltage range. An external oscillator drive circuit is also included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock.

1.2.4. On-Chip Debug Circuitry

The C8051F52x/F52xA/F53x/F53xA devices include on-chip Silicon Laboratories 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Laboratories' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F530DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F52x/F52xA/F53x/F53xA MCUs. The kit



includes software with a developer's studio and debugger, a USB debug adapter, a target application board with the associated MCU installed, and the required cables and wall-mount power supply. The development kit requires a computer with Windows installed. As shown in Figure 1.5, the PC is connected to the USB debug adapter. A six-inch ribbon cable connects the USB debug adapter to the user's application board, picking up the two C2 pins and GND.

The Silicon Laboratories IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Silicon Laboratories' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.



Figure 1.5. Development/In-System Debug Diagram



1.3. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 7680 bytes ('F520/0A/1/1A and 'F530/0A/1/1A), 4 kB ('F523/3A/4/4A and C8051F53x/53xA), or 2 kB ('F526/6A/7/7A and 'F536/6A/7/7A) of Flash. This memory is byte writable and erased in 512-byte sectors, and requires no special off-chip programming voltage.



Figure 1.6. Memory Map



1.4. Operating Modes

The C8051F52x/F52x/F53x/F53xA devices have four operating modes: Active (Normal), Idle, Suspend, and Stop. Active mode occurs during normal operation when the oscillator and peripherals are active. Idle mode halts the CPU while leaving the peripherals and internal clocks active. In Suspend and Stop mode, the CPU is halted, all interrupts and timers are inactive, and the internal oscillator is stopped. The various operating modes are described in Table 1.4 below:

		Properties	Power Consumption	How Entered?	How Exited?
Active		SYSCLK active	Full	—	—
		CPU active (accessing Flash)			
		Peripherals active or inactive			
		depending on user settings			
Idle		SYSCLK active	Less than Full	IDLE	Any enabled interrupt
	-	CPU inactive (not accessing Flash)		(PCON.0)	or device reset
	-	Peripherals active or inactive depending on user settings			
Suspend		Internal oscillator inactive	Low	SUSPEND	Port 0 event match
		If SYSCLK is derived from the		(OSCICN.5)	Port 1 event match
		internal oscillator, the peripherals			Comparator 0 enabled
		and the CIP-51 will be stopped			and output is logic 0
Stop		SYSCLK inactive	Very low	STOP	Device Reset
		CPU inactive (not accessing Flash)		(PCON.1)	
		Digital peripherals inactive; analog peripherals active or inactive depending on user settings			

See Section "8.3. Power Management Modes" on page 90 for Idle and Stop mode details. See Section "14.1.1. Internal Oscillator Suspend Mode" on page 137 for more information on Suspend mode.



1.5. 12-Bit Analog to Digital Converter

The C8051F52x/F52xA/F53x/F53xA devices include an on-chip 12-bit SAR ADC with a maximum throughput of 200 ksps. The ADC system includes a configurable analog multiplexer that selects the positive ADC input, which is measured with respect to GND. Ports 0 and 1 are available as ADC inputs; additionally, the ADC includes an innovative programmable gain stage which allows the ADC to sample inputs sources greater than the VREF voltage. The on-chip Temperature Sensor output and the core supply voltage (V_{DD}) are also available as ADC inputs. User firmware may shut down the ADC or use it in Burst Mode to save power.

Conversions can be initiated in four ways: a software command, an overflow of Timer 1, an overflow of Timer 2, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled) and occur after 1, 4, 8, or 16 samples have been accumulated by a hardware accumulator. The resulting 12-bit to 16-bit data word is latched into the ADC data SFRs upon completion of a conversion. When the system clock is slow, Burst Mode allows ADC0 to automatically wake from a low power shutdown state, acquire and accumulate samples, then re-enter the low power shutdown state without CPU intervention.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in back-ground mode, but not interrupt the controller unless the converted data is within/outside the specified range.



Figure 1.7. 12-Bit ADC Block Diagram



1.6. Programmable Comparator

C8051F52x/F52xA/F53x/F53xA devices include a software-configurable voltage comparator with an input multiplexer. The comparator offers programmable response time and hysteresis and an output that is optionally available at the Port pins: a synchronous "latched" output (CP0). The comparator interrupt may be generated on rising, falling, or both edges. When in IDLE or SUSPEND mode, these interrupts may be used as a "wake-up" source for the processor. The Comparator may also be configured as a reset source. A block diagram of the comparator is shown in Figure 1.8.



Figure 1.8. Comparator Block Diagram

1.7. Voltage Regulator

C8051F52x/F52xA/F53x/F53xA devices include an on-chip low dropout voltage regulator (REG0). The input to REG0 at the V_{REGIN} pin can be as high as 5.25 V. The output can be selected by software to 2.1 or 2.6 V. When enabled, the output of REG0 powers the device and drives the V_{DD} pin. The voltage regulator can be used to power external devices connected to V_{DD}.

1.8. Serial Port

The C8051F52x/F52xA/F53x/F53xA family includes a full-duplex UART with enhanced baud rate configuration, and an Enhanced SPI interface. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.



1.9. Port Input/Output

C8051F52x/F52xA/F53x/F53xA devices include up to 16 I/O pins. Port pins are organized as two bytewide ports. The port pins behave like typical 8051 ports with a few enhancements. Each port pin can be configured as a digital or analog I/O pin. Pins selected as digital I/O can be configured for push-pull or open-drain operation. The "weak pullups" that are fixed on typical 8051 devices may be globally disabled to save power.

The Digital Crossbar allows mapping of internal digital system resources to port I/O pins. On-chip counter/timers, serial buses, hardware interrupts, and other digital signals can be configured to appear on the port pins using the Crossbar control registers. This allows the user to select the exact mix of general-purpose port I/O, digital, and analog resources needed for the application.



Figure 1.9. Port I/O Functional Block Diagram



2. Electrical Characteristics

2.1. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Units
Ambient temperature under Bias		-55	_	135	°C
Storage Temperature		-65	_	150	°C
Voltage on V _{REGIN} with Respect to GND		-0.3	_	5.5	V
Voltage on V _{DD} with Respect to GND		-0.3	_	2.8	V
Voltage on XTAL1 with Respect to GND		-0.3	—	V _{REGIN} + 0.3	V
Voltage on XTAL2 with Respect to GND		-0.3	_	V _{REGIN} + 0.3	V
Voltage on any Port I/O Pin or RST with Respect to GND		-0.3		V _{REGIN} + 0.3	V
Maximum Output Current Sunk by any Port Pin		—		100	mA
Maximum Output Current Sourced by any Port Pin		—	—	100	mA
Maximum Total Current through V _{REGIN} , and GND		—	_	500	mA
Note: Stresses above those listed under "Absolute Maximum This is a stress rating only and functional operation of th indicated in the operation listings of this specification is extended periods may affect device reliability.	Ratings" may c e devices at the not implied. Exp	ause per ose or an oosure to	rmanen iy other maxim	t damage to the conditions above um rating conditi	device. e those ons for



2.2. Electrical Characteristics

Table 2.2. Global DC Electrical Characteristics

-40 to +125 °C, 25 MHz System Clock unless otherwise specified. Typical values are given at 25 °C

Parameter	Conditions	Min	Тур	Max	Units
Supply Input Voltage (V _{REGIN}) ¹	Output Current ≤ 1 mA C8051F52x/53x C8051F52xA/53xA C8051F52x-C/53x-C	2.7 1.8 ¹ 2.0 ¹		5.25 5.25 5.25	V V V
Digital Supply Voltage (V _{DD})	C8051F52x/53x C8051F52xA/53xA C8051F52x-C/53x-C	2.0 1.8 2.0		2.7 2.7 2.75	V V V
Core Supply RAM Data Retention Voltage			1.5		V
SYSCLK (System Clock) ²		0	_	25	MHz
Specified Operating Temperature Range		-40	_	+125	°C
Digital Supply Current—CPU Active (Nor	mal Mode, fetching instructions	s from Fl	lash)		
I _{DD} ^{3,4}	V _{DD} = 2.1 V: Clock = 32 kHz Clock = 200 kHz Clock = 1 MHz Clock = 25 MHz V _{DD} = 2.6 V: Clock = 32 kHz Clock = 200 kHz Clock = 1 MHz Clock = 25 MHz		13 60 0.28 5.1 22 105 0.5 7.3	9 	μΑ μΑ mA mA μΑ μΑ mA
I _{DD} Frequency Sensitivity ^{3,5}	T = 25 °C: V_{DD} = 2.1 V, F \leq 12 MHz V_{DD} = 2.1 V, F > 12 MHz V_{DD} = 2.6 V, F \leq 12 MHz V_{DD} = 2.6 V, F > 12 MHz		0.276 0.140 0.424 0.184		mA/MHz mA/MHz mA/MHz mA/MHz

Notes:

- 1. For more information on V_{REGIN} characteristics, see Table 2.6 on page 31.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Based on device characterization data; Not production tested.
- 4. Does not include internal oscillator or internal regulator supply current.
- 5. I_{DD} can be estimated for frequencies <= 12 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 12 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 7.3 mA (25 MHz 20 MHz) x 0.184 mA/MHz = 6.38 mA.
- 6. Idle I_{DD} can be estimated for frequencies <= 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F= 5 MHz, Idle I_{DD} = 3 mA (25 MHz– 5 MHz) x 118 µA/MHz = 0.64 mA.



Table 2.2. Global DC Electrical Characteristics

-40 to +125 °C, 25 MHz System Clock unless otherwise specified. Typical values are given at 25 °C

Parameter	Conditions	Min	Тур	Мах	Units
Digital Supply Current—CPU Inactive (Id	e Mode, not fetching instructio	ons from	Flash)		
Idle I _{DD} ^{3,4}	V _{DD} = 2.1 V:				
52	Clock = 32 kHz		8		μA
	Clock = 200 kHz		22		μA
	Clock = 1 MHz		0.09		mA
	Clock = 25 MHz		2.2	5	mA
	V _{DD} = 2.6 V:				
	Clock = 32 kHz		9	I —	μA
	Clock = 200 kHz		30		μA
	Clock = 1 MHz		0.13		mA
	Clock = 25 MHz	-	3	6.5	mA
Idle I _{DD} Frequency Sensitivity ^{3,6}	T = 25 °C:				
	V _{DD} = 2.1 V, F ≤ 1 MHz		90	—	µA/MHz
	V _{DD} = 2.1 V, F > 1 MHz		90	—	µA/MHz
	$V_{DD} = 2.6 V_{c} F < 1 MHz$		118		µA/MHz
	$V_{DD} = 2.6 \text{ V}, \text{ F} > 1 \text{ MHz}$	-	118	-	µA/MHz
Digital Supply Current ³	Oscillator not running,				
(Stop or Suspend Mode)	Vnn Monitor Disabled.				
	T = 25 °C		2		uА
	$T = 60 ^{\circ}C$		3		
	T = 125 °C		50	l	
	1 - 120 0		00	1	PA

Notes:

1. For more information on $V_{\mbox{REGIN}}$ characteristics, see Table 2.6 on page 31.

2. SYSCLK must be at least 32 kHz to enable debugging.

3. Based on device characterization data; Not production tested.

4. Does not include internal oscillator or internal regulator supply current.

5. I_{DD} can be estimated for frequencies <= 12 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 12 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 7.3 mA – (25 MHz – 20 MHz) x 0.184 mA/MHz = 6.38 mA.

6. Idle I_{DD} can be estimated for frequencies <= 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F= 5 MHz, Idle I_{DD} = 3 mA – (25 MHz– 5 MHz) x 118 µA/MHz = 0.64 mA.



Table 2.3. ADC0 Electrical Characteristics

V_{DD} = 2.1 V, V_{REF} = 1.5 V (REFSL=0), -40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy				II	
Resolution		Τ	12		bits
Integral Nonlinearity		<u>+</u>	<u> </u>	±3	LSB
Differential Nonlinearity	Guaranteed Monotonic	<u>+</u>	<u> </u>	±1	LSB
Offset Error ¹		-10	±1	+10	LSB
Full Scale Error		-20	±1	+20	LSB
Dynamic Performance (10 kHz sine	-wave Single-ended input, 0 to	1 dB belo	ow Full S	cale, 200 k	(sps)
Signal-to-Noise Plus Distortion		60	66		dB
Total Harmonic Distortion	Up to the 5 th harmonic	<u> </u>	74	<u> </u>	dB
Spurious-Free Dynamic Range		—	88		dB
Conversion Rate		-		L	
SAR Conversion Clock			—	3	MHz
Burst Mode Oscillator		-	—	27	MHz
Conversion Time in SAR Clocks ²		-	13	<u> </u>	clocks
Track/Hold Acquisition Time ^{3,6}		1	— —	<u> </u>	μs
Throughput Rate ⁴		—	—	200	ksps
Analog Inputs	·				
	gain = 1.0 (default)	0	—	V _{REF}	V
ADC Input Voltage Range ²	gain = n	0	-	V _{REF} / n	I
Absolute Pin Voltage wrt to GND		0	—	V _{REGIN}	V
Sampling Capacitance		-	24	- 1	pF
Input Multiplexer Impedance			1.5		kΩ
Power Specifications	L	-		<u> </u>	
Power Supply Current (from VDD)	Operating Mode, 200 ksps		1050	1400	μA
Burst Mode (Idle)		-	930	- 1	μA
Power-on Time		-	5	<u> </u>	μs
Power Supply Rejection		<u> </u>	1	<u> </u>	mV/V
Notes: 1. Represents one standard deviati calibration	ion from the mean. Offset and full-	scale error	[·] can be re	emoved thro	ugh

2. An additional 2 FCLK cycles are required to start and complete a conversion.

3. Additional tracking time may be required depending on the output impedance connected to the ADC input. See Section "4.3.6. Settling Time Requirements" on page 61.

4. An increase in tracking time will decrease the ADC throughput.

- 5. See Section "4.4. Selectable Gain" on page 61 for more information about setting the gain.
- Additional tracking time might be needed ifVDD < 2.0 V; See Section "11.2.1. VDD Monitor Thresholds and Minimum VDD" on page 109 for minimum V_{DD} requirements.



Table 2.4. Temperature Sensor Electrical Characteristics

 V_{DD} = 2.1 V, V_{REF} = 1.5 V (REFSL=0), -40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Linearity ¹		—	0.1		°C
Gain ¹		—	3.33		mV/°C
Gain Error ²		—	±100	_	µV/°C
Offset ¹	Temp = 0 °C	—	890		mV
Offset Error ²	Temp = 0 °C	—	±15	_	mV
Tracking Time		12			μs
Power Supply Current		_	17		μA
Notes: 1. Includes ADC offset, gain, a	and linearity variations.		•		

Represents one standard deviation from the mean.

Table 2.5. Voltage Reference Electrical Characteristics

 V_{DD} = 2.1 V; -40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Internal Reference (REFBE =	1)				
Output Voltage	$I_{DD} \approx$ 1 mA; No load on VREF pin and all other GPIO pins.				
	25 °C ambient (REFLV = 0) 25 °C ambient (REFLV = 1) $V_{22} = 2.6 V_{22}$	1.45	1.5	1.55	V
V Short Circuit Current	23 C ambient (REFEV = 1), VDD = 2.0 V	2.15	2.2	2.25	m۸
VREF Short-Circuit Current			2.5		
V _{REF} Temperature Coefficient		—	33	—	ppm/°C
Load Regulation	Load = 0 to 200 µA to GND	—	10	_	ppm/µA
V _{REF} Turn-on Time 1	4.7 μF, 0.1 μF bypass	—	21	_	ms
V _{REF} Turn-on Time 2	0.1 μF bypass	—	230	_	μs
Power Supply Rejection		—	2.1		mV/V
External Reference (REFBE =	= 0)				
Input Voltage Range		0	—	V _{DD}	V
Input Current	Sample Rate = 200 ksps; V _{REF} = 1.5 V	—	2.4		μA
Bias Generators				-	
ADC Bias Generator	BIASE = 1	—	22	_	μA
Power Consumption (Internal)		—	35	—	μA



Table 2.6. Voltage Regulator Electrical Specifications V_{DD} = 2.1 or 2.6 V; -40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Input Voltage Range (V _{REGIN})	C8051F52x/53x	2.7 ¹	<u> </u>	5.25	V
	C8051F52xA/53xA	'	'		
	V _{DD} connected to V _{REGIN}	1.8	_ '	2.7	
	V _{DD} not connected to V _{REGIN}	2.2 ²	_ '	5.25	
	C8051F52x-C/53x-C	'	'		
	V _{DD} connected to V _{REGIN}	2.0	_ '	2.75	
	V _{DD} not connected to V _{REGIN}	2.2 ²	_ '	5.25	
Dropout Voltage (V _{DO})	Output Current = 1-50 mA	<u> </u>	10	<u> </u>	mV/mA
Output Voltage (V _{DD})	Output Current = 1 to 50 mA				V
	REGOMD = 0	2.0	2.1	2.25	
	REG0MD = 1	2.5	2.6	2.75	
Bias Current	2.1 V operation	<u> </u>	1	5	μA
	(REG0MD = 0; T = 25 °C)	'	'		-
	2.6 V operation	_ '	1	5	
	(REG0MD = 1; T = 25 °C)	!	!		
Dropout Indicator Detection		[]	75	<u> </u>	mV
Threshold		ļ!	ļ!		
Output Voltage Temperature		<u> </u>	0.25		mV/ºC
Coefficient					
VREG Settling Time	50 mA load with V _{REGIN} = 2.4 V and		250	<u> </u>	μs
	V _{DD} load capacitor of 4.8 μF	ļ	ļ		
Notes:					
1. The minimum input voltage is	s 2.7 V or V_{DD} + V_{DO} (max load), whichever is	s greater.			
2. The minimum input voltage in	s 2.2 V or V החל + V המל (max load), whichever i	s greater.			



Table 2.7. Comparator Electrical Characteristics

 V_{REGIN} = 2.7–5.25 V, –40 to +125 °C unless otherwise noted.

All specifications apply to both Comparator0 and Comparator1 unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV		780		ns
Mode 0, Vcm ¹ = 1.5 V	CP0+ – CP0– = –100 mV		980		ns
Response Time:	CP0+ – CP0– = 100 mV		850		ns
Mode 1, Vcm ¹ = 1.5 V	CP0+ – CP0– = –100 mV		1120		ns
Response Time:	CP0+ – CP0– = 100 mV		870		ns
Mode 2, Vcm ¹ = 1.5 V	CP0+ – CP0– = –100 mV		1310	_	ns
Response Time:	CP0+ – CP0– = 100 mV		1980		ns
Mode 3, Vcm ¹ = 1.5 V	CP0+ – CP0– = –100 mV		4770	_	ns
Common-Mode Rejection Ratio		_	3	9	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00		0.7	2	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	10	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	5	10	20	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	13	20	40	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0.7	2	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	10	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	5	10	20	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	13	20	40	mV
Inverting or Non-Inverting Input Voltage Range ²		-0.25		V _{DD} + 0.25	V
Input Capacitance ²	1		4		pF
Input Bias Current			0.5		nA
Input Offset Voltage		-15		15	mV
Input Impedance			1.5		kΩ
Power Supply	-			·	
Power Supply Rejection ²			0.2	4	mV/V
Power-up Time			2.3		μs
	Mode 0		6	30	μA
Supply Current at DC	Mode 1		3	15	μA
	Mode 2		2	7.5	μA
	Mode 3		0.3	3.8	μA

1. Vcm is the common-mode voltage on CP0+ and CP0-.

2. Guaranteed by design and/or characterization.



Table 2.8. Reset Electrical Characteristics

-40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units		
RST Output Low Voltage	I _{OL} = 8.5 mA, V _{DD} = 2.1 V	_	_	0.8	V		
RST Input High Voltage		0.7 x V _{REGIN}	_	_	V		
RST Input Low Voltage		_	_	0.3 x V _{REGIN}	V		
RST Input Pullup Impedance	$V_{REGIN} = 1.8 V$ $V_{REGIN} = 2.7 V$ $V_{REGIN} = 3.3 V$ $V_{REGIN} = 5 V$		330 160 130 80		kΩ kΩ kΩ kΩ		
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	100	350	650	μs		
Reset Time Delay (T _{PORDelay}) ¹	Delay between release of any reset source and code execution at loca- tion 0x0000	_		350	μs		
Minimum RST Low Time to Generate a System Reset		10	_	_	μs		
V _{DD} Monitor (VDDMON0)							
Low Threshold (V _{RST-LOW}) ^{1,2,3}	C8051F52x/53x C8051F52xA/53xA C8051F52x-C/53x-C	1.8 1.65 1.65	1.9 1.75 1.75	2.0 1.8 1.8	V V V		
High Threshold (V _{RST-HIGH}) ³	C8051F52x/53x C8051F52xA/53xA C8051F52x-C/53x-C	2.1 2.25 2.25	2.2 2.3 2.3	2.3 2.4 2.45	V V V		
Turn-on Time		_	83	—	μs		
Supply Current	V _{DD} = 2.1 V	_	1	2	μA		
Level-Sensitive V _{DD} Monitor (VDDMON1) ¹							
Threshold (V _{RST1}) ^{1,2,3}	C8051F52x-C/53x-C	1.6	1.75	1.9	V		
Supply Current	C8051F52x-C/53x-C		3	6	μA		
Notes: 1 Refer to Section "20 Device Specific Behavior" on page 211							

 Refer to Section "20. Device Specific Behavior" on page 211.
 The POR threshold (V_{RST}) is V_{RST-LOW} or V_{RST1}, whichever is higher.
 The V_{RST} threshold for power fail / brownout is the higher of VDDMON0 and VDDMON1 thresholds, if both are enabled.



Table 2.9. Flash Electrical Characteristics

 V_{DD} = 1.8 to 2.75 V; –40 to +125 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Flash Size 'F520/0A/1/1A and 'F530/0A/1/1A		7680			bytes
	'F523/3A/4/4A and 'F533/3A/4/4A	4096			
	'F526/6A/7/7A and 'F536/6A/7/7A	2048			
Endurance ² $V_{DD} \ge V_{RST-HIGH}^{1}$		20 k	150 k		Erase/Write
Erase Cycle Time		27	32	38	ms
Write Cycle Time		57	65	74	μs
V _{DD}	Write/Erase Operations	V _{RST-HIGH} ¹	—	—	V

Notes:

 See Table 2.8 on page 33 for the V_{RST-HIGH} specification.
 For –I (industrial Grade) parts, flash should be programmed (erase/write) at a minimum temperature of 0 °C for reliable flash operation across the entire temperature range of -40 to +125 °C. This minimum programming temperature does not apply to -A (Automotive Grade) parts.

Table 2.10. Port I/O DC Electrical Characteristics

V_{REGIN} = 2.7 to 5.25 V, -40 to +125 °C unless otherwise specified

Parameters	Conditions	Min	Тур	Max	Units
Output High	I _{OH} = –3 mA, Port I/O push-pull	V _{REGIN} – 0.4			V
Voltage	I _{OH} = –10 μA, Port I/O push-pull	V _{REGIN} – 0.02	—	_	
	I _{OH} = –10 mA, Port I/O push-pull	—	V _{REGIN} – 0.7	—	
Output Low	V _{REGIN} = 2.7 V:				
Voltage	I _{OL} = 70 μA	—	—	45	
	I _{OL} = 8.5 mA	—	—	550	m\/
	V _{REGIN} = 5.25 V:				IIIV
	I _{OL} = 70 μΑ	—	—	40	
	I _{OL} = 8.5 mA			400	
Input High		V _{REGIN} x 0.7	—	_	V
Voltage					
Input Low		—	—	V _{REGIN} x	V
Voltage				0.3	
Input	Weak Pullup Off	—	—	±2	
Leakage					
Current	C8051F52xA/53xA:				
	Weak Pullup On, V _{IN} = 0 V; V _{REGIN} = 1.8 V		5	15	114
					μΛ
	C8051F52x/52xA/53x/53xA:				
	Weak Pullup On, V _{IN} = 0 V; V _{REGIN} = 2.7 V	—	20	50	
	Weak Pullup On, V _{IN} = 0 V; V _{REGIN} = 5.25 V		65	115	



Table 2.11. Internal Oscillator Electrical Characteristics

V_{DD} = 1.8 to 2.75 V, -40 to +125 °C unless otherwise specified; Using factory-calibrated settings.

Parameter	Conditions	Min	Тур	Мах	Units
Oscillator Frequency ¹	IFCN = 111b VDD ≥ VREGMIN ²	24.5 – 0.5%	24.5 ³	24.5 + 0.5%	MHz
	IFCN = 111b VDD < VREGMIN ²	24.5 – 1.0%	24.5 ³	24.5 + 1.0%	
	Oscillator On OSCICN[7:6] = 11b	—	800	1100	μA
	Oscillator Suspend OSCICN[7:6] = 00b ZTCEN = 1				
	T = 25 °C		67		μA
Oscillator Supply Current	T = 85 °C		77		μA
(from V _{DD})	T = 125 °C	—	117	300	μA
	Oscillator Suspend OSCICN[7:6] = 00b ZTCEN = 0				
	T = 25 °C		2		uА
	T = 85 °C		3		μA
	T = 125 °C		50		μA
Wake-Up Time From Sus- pend	OSCICN[7:6] = 00b ZTCEN = 0 ⁴	—	_	1	μs
	OSCICN[7:6] = 00b ZTCEN = 1	—	5	_	Instruction Cycles
Power Supply Sensitivity	Constant Temperature	—	0.10		%/V
Temperature Sensitivity ⁵	Constant Supply				
	TC ₁	_	5.0	—	ppm/°C
	TC ₂		-0.65		ppm/°C ²

Notes:

1. See Section "11.2.1. VDD Monitor Thresholds and Minimum VDD" on page 109 for minimum V_{DD} requirements.

- 2. VREGMIN is the minimum output of the voltage regulator for its low setting (REG0CN: REG0MD = 0b). See Table 2.6, "Voltage Regulator Electrical Specifications," on page 31.
- 3. This is the average frequency across the operating temperature range.
- 4. See "20.7. Internal Oscillator Suspend Mode" on page 213 for ZTCEN setting in older silicon revisions.
- 5. Use temperature coefficients TC_1 and TC_2 to calculate the new internal oscillator frequency using the following equation:

$$f(T) = f0 x (1 + TC_1 x (T - T0) + TC_2 x (T - T0)^2)$$

where f0 is the internal oscillator frequency at 25 °C and T0 is 25 °C.



3. Pinout and Package Definitions



Figure 3.1. DFN-10 Pinout Diagram (Top View)


Table 3.1 Pin Definition	ns for the	C8051E52y and	C8051E52vA	(DEN 10)
		COUSTI SZA anu	COUSTI SZAR	

Name	Pin Numbers		Туре	Description	
	'F52xA 'F52x-C	'F52x			
RST/ C2CK	1	1	D I/O D I/O	Device Reset. Open-drain output of internal POR or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for at least the minimum RST low time to generate a system reset, as defined in Table 2.8 on page 33. A 1 k Ω pullup to V_{REGIN} is recommended. See Reset Sources Section for a com- plete description.	
P0.0/	2	2	D I/O or	Port 0.0. See Port I/O Section for a complete description	
V _{REF}	2	2	A In A O or D In	Port U.U. See Port I/O Section for a complete description. External V _{REF} Input. See V _{REF} Section.	
GND	3	3		Ground.	
V _{DD}	4	4		Core Supply Voltage.	
V _{REGIN}	5	5		On-Chip Voltage Regulator Input.	
P0.5/RX*/ CNVSTR	6		D I/O or A In D In	Port 0.5. See Port I/O Section for a complete description. External Converter start input for the ADC0, see Section "4. 12- Bit ADC (ADC0)" on page 53 for a complete description.	
P0.5/		6	D I/O or A In	Port 0.5. See Port I/O Section for a complete description.	
CNVSTR			D In	External Converter start input for the ADC0, see Section "4. 12- Bit ADC (ADC0)" on page 53 for a complete description.	
P0.4/TX*	7	—	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.	
P0.4/RX*	—	7	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.	
P0.3	8	—	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.	
XTAL2			d I/O	External Clock Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC oscillator configurations. See Section "14. Oscillators" on page 136.	
Note: Please refer to Section "20. Device Specific Behavior" on page 211.					



Name	Pin Numbers		Pin Numbers		Туре	Description
	'F52xA 'F52x-C	'F52x				
P0.3/TX*/	_	8	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.		
XTAL2			D I/O	External Clock Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC oscillator configurations. See Section "14. Oscillators" on page 136.		
P0.2	9	9	D I/O or	Port 0.2. See Port I/O Section for a complete description.		
XTAL1			A In	External Clock Input. This pin is the external oscillator return for a crystal or resonator. Section "14. Oscillators" on page 136.		
P0.1/	10	10	D I/O or A In	Port 0.1. See Port I/O Section for a complete description.		
C2D			D I/O	Bi-directional data signal for the C2 Debug Interface		
Note: Please refer to Section "20. Device Specific Behavior" on page 211.						

Table 3.1. Pin Definitions for the C8051F52x and C8051F52xA (DFN 10) (Continued)





Figure 3.2. DFN-10 Package Diagram

Dimension	Min	Nom	Max		
A	0.80	0.90	1.00		
A1	0.00	0.02	0.05		
b	0.18	0.25	0.30		
D		3.00 BSC.			
D2	1.50	1.80			
е	0.50 BSC.				
E		3.00 BSC.			
E2	2.23	2.38	2.53		
L	0.30	0.40	0.50		
L1	0.00	—	0.15		
ааа	—	0.15			
bbb	—	0.15			
ddd	—	—	0.05		
eee			0.08		

Table 3.2. DFN-10 Package Diagram Dimensions

Notes:

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to JEDEC outline MO-220, variation VEED except for custom features D2, E2, and L, which are toleranced per supplier designation.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





Figure 3.3. DFN-10 Landing Diagram

	Dimension	Min	Мах				
	C1	2.90	3.00				
	E	0.50 E	SC.				
	X1	0.20	0.30				
	X2	1.70	1.80				
	Y1	0.70	0.80				
	Y2	2.45	2.55				
Gene 1. 2. Solde	<u>ral</u> All dimensions shown a This land pattern desigr e r Mask Design	re in millimeters (mm) unless n is based on the IPC-7351 g	s otherwise noted. uidelines.				
3. Stend	All metal pads are to be between the solder mas way around the pad. cil Design	non-solder mask defined (N sk and the metal pad is to be	SMD). Clearance 60 µm minimum, all the				
4. 5. 6.	A stainless steel, laser- should be used to assu The stencil thickness sh The ratio of stencil aper pads.	cut and electro-polished sten re good solder paste release hould be 0.125 mm (5 mils). ture to land pad size should	cil with trapezoidal walls be 1:1 for all perimeter				
7.	 7. A 4x1 array of 1.60 x 0.45 mm openings on 0.65 mm pitch should be used for the center ground pad. 						
Card	Assembly						
8. 9.	 A No-Clean, Type-3 solder paste is recommended. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. 						

Table 3.3. DFN-10 Landing Diagram Dimensions





Figure 3.4. TSSOP-20 Pinout Diagram (Top View)

Name	Name Pin Numbers		Туре	Description
	ʻF53xA ʻF53x-C	'F53x		
P0.2	1	1	D I/O or A In	Port 0.2. See Port I/O Section for a complete description.
P0.1	2	2	D I/O or A In	Port 0.1. See Port I/O Section for a complete description.
RST/ C2CK	3	3	D I/O D I/O	Device Reset. Open-drain output of internal POR or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for at least the minimum \overline{RST} low time to generate a system reset, as defined in Table 2.8 on page 33. A 1 k Ω pullup to V_{REGIN} is recommended. See Reset Sources Section for a com- plete description.
				Clock signal for the C2 Debug Interface.
P0.0/	4	4	D I/O or A In	Port 0.0. See Port I/O Section for a complete description.
V_{REF}			A O or D In	External V _{REF} Input. See V _{REF} Section.
GND	5	5		Ground.
V _{DD}	6	6		Core Supply Voltage.

Table 3.4. Pin Definitions	for the C8051F53x and	C805153xA (T	SSOP 20)
----------------------------	-----------------------	--------------	----------



Table 3.4. Pin Definitions for the C8051F53x and C805153xA ((TSSOP 20)	(Continued)
	(·····	(000000000000)

Name	Pin Numbers		Туре	Description		
	ʻF53xA ʻF53x-C	'F53x				
V _{REGIN}	7	7		On-Chip Voltage Regulator Input.		
P1.7	8	8	D I/O or A In	Port 1.7. See Port I/O Section for a complete description.		
P1.6	9	9	D I/O or A In	Port 1.6. See Port I/O Section for a complete description.		
P1.5	10	10	D I/O or A In	Port 1.5. See Port I/O Section for a complete description.		
P1.4	11	11	D I/O or A In	Port 1.4. See Port I/O Section for a complete description.		
P1.3	12	12	D I/O or A In	Port 1.3. See Port I/O Section for a complete description.		
P1.2/	13	13	D I/O or A In	Port 1.2. See Port I/O Section for a complete description.		
CNVSTR			D In	External Converter start input for the ADC0, see Section "4. 12- Bit ADC (ADC0)" on page 53 for a complete description.		
P1.1	14	14	D I/O or A In	Port 1.1. See Port I/O Section for a complete description.		
P1.0/	15	15	D I/O or A In	Port 1.0. See Port I/O Section for a complete description.		
XTAL2			D I/O	External Clock Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC oscillator configurations. See Section "14. Oscillators" on page 136.		
P0.7/	16	16	D I/O or A In	Port 0.7. See Port I/O Section for a complete description.		
XTAL1			A In	External Clock Input. This pin is the external oscillator return for a crystal or resonator. Section "14. Oscillators" on page 136.		
P0.6/	17	17	D I/O or A In	Port 0.6. See Port I/O Section for a complete description.		
C2D			D I/O	Bi-directional data signal for the C2 Debug Interface.		
P0.5/RX*	18		D I/O or A In	Port 0.5. See Port I/O Section for a complete description.		
P0.5		18	D I/O or A In	Port 0.5. See Port I/O Section for a complete description.		
*Note: Please refer to Section "20. Device Specific Behavior" on page 211.						



Name	Pin Numbers		Туре	Description	
	ʻF53xA ʻF53x-C	'F53x			
P0.4/TX*	19	—	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.	
P0.4/RX*	_	19	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.	
P0.3	20	—	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.	
P0.3/TX*	_	20	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.	
*Note: Please refer to Section "20. Device Specific Behavior" on page 211.					

Table 3.4. Pin Definitions for the C8051F53x and C805153xA (TSSOP 20) (Continued)





Figure 3.5	. TSSOP-20	Package	Diagram
------------	------------	---------	---------

Symbol	Min	Nom	Max				
A	_	—	1.20				
A1	0.05	—	0.15				
A2	0.80	1.00	1.05				
b	0.19	—	0.30				
С	0.09	—	0.20				
D	6.40 6.50 6.60						
е	0.65 BSC.						
E	6.40 BSC.						
E1	4.30	4.40	4.50				
L	0.45	0.60	0.75				
θ1	0°	—	8°				
aaa	0.10						
bbb	0.10						
ddd	0.20						
Notes:							

1. All dimensions shown are in millimeters (mm).

- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-153, variation AC.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





Figure 3.6. TSSOP-20 Landing Diagram

Table 3.6. TSSOP-20 Landing Diagram Dimensions

	Symbol	Min	Max						
	С	5.80	5.90						
	E 0.65 BSC.								
	X1 0.35 0.45								
	Y1	1.35	1.45						
Notes <u>Gene</u>	Notes: General								
1. 2. <u>Solde</u>	 All dimensions shown are in millimeters (mm) unless otherwise noted. This land pattern design is based on the IPC-7351 guidelines. Solder Mask Design 								
3.	 All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad. 								
<u>Stend</u> 4. 5. 6. Card	 A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. The stencil thickness should be 0.125 mm (5 mils). The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. 								
7. 8.	 7. A No-Clean, Type-3 solder paste is recommended. 8. The recommended card reflow profile is per the JEDEC/IPC J-STD- 020 specification for Small Body Components. 								





Figure 3.7. QFN-20 Pinout Diagram (Top View)



Table 3.7	Din Definitions	for the C8051E53	x and C805153 xA	(OEN 20)
	FIII Delililiuolis	0 101 LITE COUDIF 33	X anu Cousissia	

Name	Pin Numbers		Туре	Description				
	ʻF53xA ʻF53x-C	'F53x						
RST/	1	1	D I/O	Device Reset. Open-drain output of internal POR or V _{DD} monitor. An external source can initiate a system reset by driving this pin low for at least the minimum \overline{RST} low time to generate a system reset, as defined in Table 2.8 on page 33. A 1 k Ω pullup to V _{REGIN} is recommended. See Reset Sources Section for a com-				
C2CK			D I/O	Clock signal for the C2 Debug Interface.				
P0.0/	2	2	D I/O or A In	Port 0.0. See Port I/O Section for a complete description.				
V _{REF}			A O or D In	External V _{REF} Input. See V _{REF} Section.				
GND	3	3		Ground.				
V _{DD}	4	4		Core Supply Voltage.				
V _{REGIN}	5	5		On-Chip Voltage Regulator Input.				
P1.7	6	6	D I/O or A In	Port 1.7. See Port I/O Section for a complete description.				
P1.6	7	7	D I/O or A In	Port 1.6. See Port I/O Section for a complete description.				
P1.5	8	8	D I/O or A In	Port 1.5. See Port I/O Section for a complete description.				
P1.4	9	9	D I/O or A In	Port 1.4. See Port I/O Section for a complete description.				
P1.3	10	10	D I/O or A In	Port 1.3. See Port I/O Section for a complete description.				
P1.2/	11	11	D I/O or A In	Port 1.2. See Port I/O Section for a complete description.				
CNVSTR			D In	External Converter start input for the ADC0, see Section "4. 12- Bit ADC (ADC0)" on page 53 for a complete description.				
P1.1	12	12	D I/O or A In	Port 1.1. See Port I/O Section for a complete description.				
Note: Please	refer to Se	ction "2	20. Device S	Specific Behavior" on page 211.				



Name	Pin Numbers		Туре	Description				
	ʻF53xA ʻF53x-C	'F53x						
P1.0/	13	13	D I/O or A In	Port 1.0. See Port I/O Section for a complete description.				
XTAL2			D I/O	External Clock Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC oscillator configurations. Section "14. Oscillators" on page 136.				
P0.7/	14	14	D I/O or	Port 0.7. See Port I/O Section for a complete description.				
XTAL1			A In	External Clock Input. This pin is the external oscillator return for a crystal or resonator. See Oscillator Section.				
P0.6/	15	15	D I/O or A In	Port 0.6. See Port I/O Section for a complete description.				
C2D			D I/O	Bi-directional data signal for the C2 Debug Interface.				
P0.5/RX*	16		D I/O or A In	Port 0.5. See Port I/O Section for a complete description.				
P0.5	—	16	D I/O or A In	Port 0.5. See Port I/O Section for a complete description.				
P0.4/TX*	17		D I/O or A In	Port 0.4. See Port I/O Section for a complete description.				
P0.4/RX*	_	17	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.				
P0.3	18		D I/O or A In	Port 0.3. See Port I/O Section for a complete description.				
P0.3/TX*	_	18	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.				
P0.2	19	19	D I/O or A In	Port 0.2. See Port I/O Section for a complete description.				
P0.1	20	20	D I/O or A In	Port 0.1. See Port I/O Section for a complete description.				
Note: Please	refer to Se	ection "2	20. Device S	Specific Behavior" on page 211.				

Table 3.7. Pin Definitions for the C8051F53x and C805153xA (QFN 20) (Continued)





Figure 3.8. QFN-20 Package Diagram*

*Note: The Package Dimensions are given in Table 3.8, "QFN-20 Package Diagram Dimensions," on page 50.



Dimension	MIN	NOM	MAX				
A	0.80	0.80 0.90					
A1	0.00	0.02	0.05				
b	0.18	0.25	0.30				
D		4.00 BSC.					
D2	2.55	2.70	2.85				
е	0.50 BSC.						
E		4.00 BSC.					
E2	2.55	2.55 2.70 2.8					
L	0.30	0.40	0.50				
L1	0.00		0.15				
aaa	_	—	0.15				
bbb	—	—	0.10				
ddd	—	—	0.05				
eee	—	—	0.08				
Z	—	0.43	_				
Y	—	— 0.18 —					
Notos:	•		•				

Table 3.8. QFN-20 Package Diagram Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-220, variation VGGD except for custom features D2, E2, Z, Y, L, and L1, which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





Figure 3.9. QFN-20 Landing Diagram*

Note: The Landing Dimensions are given in Table 3.9, "QFN-20 Landing Diagram Dimensions," on page 52.



Table 3.9. QFN-20 Landing Diagram Dimensions

Symbol	Min	Мах			
C1	3.90	4.00			
C2	3.90	4.00			
E	0.50 BSC.				
X1	0.20	0.30			
X2	2.75	2.85			
Y1	0.65	0.75			
Y2	2.75	2.85			

Notes:

<u>General</u>

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.

<u>Solder Mask Design</u>

 All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- **6.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **7.** A 2x2 array of 1.10 x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.

Card Assembly

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



4. 12-Bit ADC (ADC0)

The ADC0 on the C8051F52x/F52xA/F53x/F53xA Family consists of an analog multiplexer (AMUX0) with 16/6 total input selections, and a 200 ksps, 12-bit successive-approximation-register (SAR) ADC with integrated track-and-hold, programmable window detector, programmable gain, and hardware accumulator. The ADC0 subsystem has a special Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 4.1. ADC0 inputs are single-ended and may be configured to measure P0.0-P1.7, the Temperature Sensor output, V_{DD} , or GND with respect to GND. The voltage reference for the ADC is selected as described in Section "5. Voltage Reference" on page 73. ADC0 is enabled when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1, or when performing conversions in Burst Mode. ADC0 is in low power shutdown when AD0EN is logic 0 and no Burst Mode conversions are taking place.



Figure 4.1. ADC0 Functional Block Diagram

4.1. Analog Multiplexer

AMUX0 selects the input channel to the ADC. Any of the following may be selected as an input: P0.0–P1.7, the on-chip temperature sensor, the core power supply (V_{DD}), or ground (GND). **ADC0 is single-ended and all signals measured are with respect to GND.** The ADC0 input channels are selected using the ADC0MX register as described in SFR Definition 4.4.

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN (for n = 0,1). To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP (for n = 0,1). See Section "13. Port Input/Output" on page 121 for more Port I/O configuration details.



4.2. Temperature Sensor

An on-chip temperature sensor is included on the C8051F52x/F52xA/F53x/F53xA devices which can be directly accessed via the ADC0 multiplexer. To use ADC0 to measure the temperature sensor, the ADC multiplexer channel should be configured to connect to the temperature sensor. The temperature sensor transfer function is shown in Figure 5.2. The output voltage (V_{TEMP}) is the positive ADC input selected by bits AD0MX[4:0] in register ADC0MX. The TEMPE bit in register REF0CN enables/disables the temperature sensor, as described in SFR Definition 5.1. While disabled, the temperature sensor defaults to a high impedance state and any ADC measurements performed on the sensor will result in meaningless data. Refer to Table 5.1 for the slope and offset parameters of the temperature sensor.



Figure 4.2. Typical Temperature Sensor Transfer Function



4.3. ADC0 Operation

In a typical system, ADC0 is configured using the following steps:

- 1. If a gain adjustment is required, refer to Section "4.4. Selectable Gain" on page 61.
- 2. Choose the start of conversion source.
- 3. Choose Normal Mode or Burst Mode operation.
- 4. If Burst Mode, choose the ADC0 Idle Power State and set the Power-Up Time.
- 5. Choose the tracking mode. Note that Pre-Tracking Mode can only be used with Normal Mode.
- 6. Calculate required settling time and set the post convert-start tracking time using the AD0TK bits.
- 7. Choose the repeat count.
- 8. Choose the output word justification (Right-Justified or Left-Justified).
- 9. Enable or disable the End of Conversion and Window Comparator Interrupts.

4.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1–0) in register ADC0CN. Conversions may be initiated by one of the following:

- Writing a 1 to the AD0BUSY bit of register ADC0CN
- A rising edge on the CNVSTR input signal (pin P0.6)
- A Timer 1 overflow (i.e., timed continuous conversions)
- A Timer 2 overflow (i.e., timed continuous conversions)

Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand." During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 overflows are used as the conversion source, Low Byte overflows are used if Timer2 is in 8-bit mode; High byte overflows are used if Timer 2 is in 16-bit mode. See Section "18. Timers" on page 183 for timer configuration.

Important Note: The CNVSTR input pin also functions as Port pin P0.5 on C8051F52x/52xA devices and P1.2 on C8051F53x/53xA devices. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.5 or P1.2 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.5 or P1.2, set to 1 to the appropriate bit in the PnSKIP register. See Section "13. Port Input/Output" on page 121 for details on Port I/O configuration.

4.3.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate, as shown in Table 2.3 on page 29. ADC0 has three tracking modes: Pre-Tracking, Post-Tracking, and Dual-Tracking. Pre-Tracking Mode provides the minimum delay between the convert start signal and end of conversion by tracking continuously before the convert start signal. This mode requires software management in order to meet minimum tracking requirements. In Post-Tracking Mode, a programmable tracking time starts after the convert start signal and is managed by hardware. Dual-Tracking Mode maximizes tracking time by tracking before and after the convert start signal. Figure 4.3 shows examples of the three tracking modes.

Pre-Tracking Mode is selected when AD0TM is set to 10b. Conversions are started immediately following the convert start signal. ADC0 is tracking continuously when not performing a conversion. Software must allow at least the minimum tracking time between each end of conversion and the next convert start signal. The minimum tracking time must also be met prior to the first convert start signal after ADC0 is enabled.



Post-Tracking Mode is selected when AD0TM is set to 01b. A programmable tracking time based on AD0TK is started immediately following the convert start signal. Conversions are started after the programmed tracking time ends. After a conversion is complete, ADC0 does not track the input. Rather, the sampling capacitor remains disconnected from the input making the input pin high-impedance until the next convert start signal.

Dual-Tracking Mode is selected when AD0TM is set to 11b. A programmable tracking time based on AD0TK is started immediately following the convert start signal. Conversions are started after the programmed tracking time ends. After a conversion is complete, ADC0 tracks continuously until the next conversion is started.

Depending on the output connected to the ADC input, additional tracking time, more than is specified in Table 2.3 on page 29, may be required after changing MUX settings. See the settling time requirements described in Section "4.3.6. Settling Time Requirements" on page 61.



Figure	43		Tracking	Podes
Iguie	4.J.	ADCU	Hacking	WIDUES

4.3.3. Timing

ADC0 has a maximum conversion speed specified in Table 2.3 on page 29. ADC0 is clocked from the ADC0 Subsystem Clock (FCLK). The source of FCLK is selected based on the BURSTEN bit. When BURSTEN is logic 0, FCLK is derived from the current system clock. When BURSTEN is logic 1, FCLK is derived from the Burst Mode Oscillator, which is an independent clock source whose maximum frequency is specified in Table 2.3 on page 29.

When ADC0 is performing a conversion, it requires a clock source that is typically slower than FCLK. The ADC0 SAR conversion clock (SAR clock) is a divided version of FCLK. The divide ratio can be configured using the AD0SC bits in the ADC0CF register. The maximum SAR clock frequency is listed in Table 2.3 on page 29.

ADC0 can be in one of three states at any given time: tracking, converting, or idle. Tracking time depends on the tracking mode selected. For Pre-Tracking Mode, tracking is managed by software and ADC0 starts conversions immediately following the convert start signal. For Post-Tracking and Dual-Tracking Modes, the tracking time after the convert start signal is equal to the value determined by the AD0TK bits plus 2 FCLK cycles. Tracking is immediately followed by a conversion. The ADC0 conversion time is always 13 SAR clock cycles plus an additional 2 FCLK cycles to start and complete a conversion. Figure 4.4 shows timing diagrams for a conversion in Pre-Tracking Mode and tracking plus conversion in Post-Tracking or Dual-Tracking Mode. In this example, repeat count is set to one.



Co	nvert Start —	·]	
		Pre-Tracking Mode	
ſ	Time	F S1 S2 S12 S13 F	
Ł	ADC0 State	Convert	
	AD0INT Flag		
		Post-Tracking or Dual-Tracking Modes (AD0TK = '00')	
ſ	Time	F S1 S2 F F S1 S2 S12 S13 F	
{	ADC0 State	Track Convert	
l	AD0INT Flag		
		Кеу	
		F Equal to one period of FCLK.	

Figure 4.4. 12-Bit ADC Tracking Mode Example

Sn

Each Sn is equal to one period of the SAR clock.



4.3.4. Burst Mode

Burst Mode is a power saving feature that allows ADC0 to remain in a very low power state between conversions. When Burst Mode is enabled, ADC0 wakes from a very low power state, accumulates 1, 4, 8, or 16 samples using an internal Burst Mode Oscillator, then re-enters a very low power state. Since the Burst Mode clock is independent of the system clock, ADC0 can perform multiple conversions then enter a very low power state within a single system clock cycle, even if the system clock is slow (e.g. 32.768 kHz), or suspended.

Burst Mode is enabled by setting BURSTEN to logic 1. When in Burst Mode, AD0EN controls the ADC0 idle power state (i.e., the state ADC0 enters when not tracking or performing conversions). If AD0EN is set to logic 0, ADC0 is powered down after each burst. If AD0EN is set to logic 1, ADC0 remains enabled after each burst. On each convert start signal, ADC0 is awakened from its Idle Power State. If ADC0 is powered down, it will automatically power up and wait the programmable Power-Up Time controlled by the AD0PWR bits. Otherwise, ADC0 will start tracking and converting immediately. Figure 4.5 shows an example of Burst Mode Operation with a slow system clock and a repeat count of 4.

Important Note: When Burst Mode is enabled, only Post-Tracking and Dual-Tracking modes can be used.

When Burst Mode is enabled, a single convert start will initiate a number of conversions equal to the repeat count. When Burst Mode is disabled, a convert start is required to initiate each conversion. In both modes, the ADC0 End of Conversion Interrupt Flag (AD0INT) will be set after "repeat count" conversions have been accumulated. Similarly, the Window Comparator will not compare the result to the greater-than and less-than registers until "repeat count" conversions have been accumulated.

Note: When using Burst Mode, care must be taken to issue a convert start signal no faster than once every four SYSCLK periods. This includes external convert start signals.



								_				_				
System Clock								L				J				
Convert Start (AD0BUSY or Timer Overflow)																
Post-Tracking AD0TM = 01 AD0EN = 0	Powered Down	Powe and	r-Up Idle	Т	с	тс	Т	С	Т	С	Powered Down	F	owe and	r-Up Idle	Т	- c
Dual-Tracking AD0TM = 11 AD0EN = 0	Powered Down	Powe and T ←AD0F	r-Up Track PWR≯	Т	С	тс	Т	С	Т	С	Powered Down	F	ovve Ind T	r-Up Track	T	- C
Post-Tracking AD0TM = 01 AD0EN = 1	Idle	тс	тс	Т	с	тс					Idle	Т	С	тс	; T	- C
Dual-Tracking AD0TM = 11 AD0EN = 1	Track	тс	тс	Т	с	тс					Track	Т	С	тс	; T	- C
	T = Tracking C = Converti	ng														
Convert Start (CNVSTR)												ſ				
Post-Tracking AD0TM = 01 AD0EN = 0	Powered Down	Powe and	r-Up Idle	Т	с				F	Dove Dov	ered Mn	F	ovve and	r-Up Idle	Т	- c
Dual-Tracking AD0TM = 11 AD0EN = 0	Powered Down	Powe and T	r-Up Track	Т	с				F	Dove Dov	ered wn	F	owe Ind T	r-Up Frack	T	C
		←AD0F	°WR≁	1												
Post-Tracking AD0TM = 01 AD0EN = 1	Idle	тс						Id	le			Т	С		Idle	
Dual-Tracking AD0TM = 11 AD0EN = 1	Track	тс						Tra	ack			Т	С	Т	rac	k
	T = Tracking															

C = Converting

Figure 4.5. 12-Bit ADC Burst Mode Example with Repeat Count Set to 4



4.3.5. Output Conversion Code

The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code. When the repeat count is set to 1, conversion codes are represented in 12-bit unsigned integer format and the output conversion code is updated after each conversion. Inputs are measured from 0 to $V_{REF} \times 4095/4096$. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.2). Unused bits in the ADC0H and ADC0L registers are set to 0. Example codes are shown below for both right-justified and left-justified data.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
V _{REF} x 4095/4096	0x0FFF	0xFFF0
V _{REF} x 2048/4096	0x0800	0x8000
V _{REF} x 2047/4096	0x07FF	0x7FF0
0	0x0000	0x0000

When the ADC0 Repeat Count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. Sets of 4, 8, or 16 consecutive samples can be accumulated and represented in unsigned integer format. The repeat count can be selected using the AD0RPT bits in the ADC0CF register. The value must be right-justified (AD0LJST = "0"), and unused bits in the ADC0H and ADC0L registers are set to '0'. The following example shows right-justified codes for repeat counts greater than 1. Notice that accumulating 2^n samples is equivalent to left-shifting by *n* bit positions when all samples returned from the ADC have the same value.

Input Voltage	Repeat Count = 4	Repeat Count = 8	Repeat Count = 16
V _{REF} x 4095/4096	0x3FFC	0x7FF8	0xFFF0
V _{REF} x 2048/4096	0x2000	0x4000	0x8000
V _{REF} x 2047/4096	0x1FFC	0x3FF8	0x7FF0
0	0x0000	0x0000	0x0000



4.3.6. Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion.

Figure 4.6 shows the equivalent ADC0 input circuit. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 4.1. When measuring the Temperature Sensor output, use the settling time specified in Table 2.3 on page 29. See Table 2.3 on page 29 for ADC0 minimum settling time requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Equation 4.1. ADC0 Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (12).



Figure 4.6. ADC0 Equivalent Input Circuits

4.4. Selectable Gain

ADC0 on the C8051F52x/52xA/53x/53xA family of devices implements a selectable gain adjustment option. By writing a value to the gain adjust address range, the user can select gain values between 0 and 1.016.

For example, three analog sources to be measured have full-scale outputs of 5.0 V, 4.0 V, and 3.0 V, respectively. Each ADC measurement would ideally use the full dynamic range of the ADC with an internal voltage reference of 1.5 V or 2.2 V (set to 2.2 V for this example). When selecting signal one (5.0 V full-scale), a gain value of 0.44 (5 V full scale * 0.44 = 2.2 V full scale) provides a full-scale signal of 2.2 V when the input signal is 5.0 V. Likewise, a gain value of 0.55 (4 V full scale * 0.55 = 2.2 V full scale) for the second source and 0.73 (3 V full scale * 0.73 = 2.2 V full scale) for the third source provide full-scale ADCO measurements when the input signal is full-scale.

Additionally, some sensors or other input sources have small part-to-part variations that must be accounted for to achieve accurate results. In this case, the programmable gain value could be used as a calibration value to eliminate these part-to-part variations.



4.4.1. Calculating the Gain Value

The ADC0 selectable gain feature is controlled by 13 bits in three registers. ADC0GNH contains the 8 upper bits of the gain value and ADC0GNL contains the 4 lower bits of the gain value. The final GAINADD bit (ADC0GNA.0) controls an optional extra 1/64 (0.016) of gain that can be added in addition to the ADC0GNH and ADC0GNL gain. The ADC0GNA.0 bit is set to 1 after a power-on reset.

The equivalent gain for the ADC0GNH, ADC0GNL and ADC0GNA registers is:

$$gain = \left(\frac{GAIN}{4096}\right) + GAINADD \times \left(\frac{1}{64}\right)$$

Equation 4.2. Equivalent Gain from the ADC0GNH and ADC0GNL Registers

Where:

GAIN is the 12-bit word of ADC0GNH[7:0] and ADC0GNL[7:4] *GAINADD* is the value of the GAINADD bit (ADC0GNA.0) *gain* is the equivalent gain value from 0 to 1.016

For example, if ADC0GNH = 0xFC, ADC0GNL = 0x00, and GAINADD = '1', GAIN = 0xFC0 = 4032, and the resulting equation is:

$$gain = \left(\frac{4032}{4096}\right) + 1 \times \left(\frac{1}{64}\right) = 0.984 + 0.016 = 1.0$$

The table below equates values in the ADC0GNH, ADC0GNL, and ADC0GNA registers to the equivalent gain using this equation.

ADC0GNH Value	ADC0GNL Value	GAINADD Value	GAIN Value	Equivalent Gain
0xFC (default)	0x00 (default)	1 (default)	4032 + 64	1.0 (default)
0x7C	0x00	1	1984 + 64	0.5
0xBC	0x00	1	3008 + 64	0.75
0x3C	0x00	1	960 + 64	0.25
0xFF	0xF0	0	4095 + 0	~1.0
0xFF	0xF0	1	4095 + 64	1.016

For any desired gain value, the GAIN registers can be calculated by:

$$GAIN = \left(gain - GAINADD \times \left(\frac{1}{64}\right)\right) \times 4096$$

Equation 4.3. Calculating the ADC0GNH and ADC0GNL Values from the Desired Gain Where:

Where:

GAIN is the 12-bit word of ADC0GNH[7:0] and ADC0GNL[7:4] *GAINADD* is the value of the GAINADD bit (ADC0GNA.0) *gain* is the equivalent gain value from 0 to 1.016

When calculating the value of GAIN to load into the ADC0GNH and ADC0GNL registers, the GAINADD bit can be turned on or off to reach a value closer to the desired gain value.



For example, the initial example in this section requires a gain of 0.44 to convert 5 V full scale to 2.2 V full scale. Using Equation 4.3:

$$GAIN = \left(0.44 - GAINADD \times \left(\frac{1}{64}\right)\right) \times 4096$$

If GAINADD is set to 1, this makes the equation:

$$GAIN = \left(0.44 - 1 \times \left(\frac{1}{64}\right)\right) \times 4096 = 0.424 \times 4096 = 1738 = 0.06CA$$

The actual gain from setting GAINADD to 1 and ADC0GNH and ADC0GNL to 0x6CA is 0.4399. A similar gain can be achieved if GAINADD is set to 0 with a different value for ADC0GNH and ADC0GNL.

4.4.2. Setting the Gain Value

The three programmable gain registers are accessed indirectly using the ADC0H and ADC0L registers when the GAINEN bit (ADC0CF.0) bit is set. ADC0H acts as the address register, and ADC0L is the data register. The programmable gain registers can only be written to and cannot be read. See Gain Register Definition 4.1, Gain Register Definition 4.2, and Gain Register Definition 4.3 for more information.

The gain is programmed using the following steps:

- 1. Set the GAINEN bit (ADC0CF.0)
- 2. Load the ADC0H with the ADC0GNH, ADC0GNL, or ADC0GNA address.
- 3. Load ADC0L with the desired value for the selected gain register.
- 4. Reset the GAINEN bit (ADC0CF.0)

Notes:

- 1. An ADC conversion should not be performed while the GAINEN bit is set.
- 2. Even with gain enabled, the maximum input voltage must be less than V_{REGIN} and the maximum voltage of the signal after gain must be less than or equal to V_{REF}.

In code, changing the value to 0.44 gain from the previous example looks like:

// in 'C': ADC0CF |= 0x01;// GAINEN = 1 ADC0H = 0x04;// Load the ADC0GNH address ADC0L = 0x6C;// Load the upper byte of 0x6CA to ADC0GNH ADC0H = 0x07;// Load the ADC0GNL address ADC0L = 0xA0;// Load the lower nibble of 0x6CA to ADC0GNL ADC0H = 0x08;// Load the ADC0GNA address ADC0L = 0x01;// Set the GAINADD bit ADC0CF &= ~0x01;// GAINEN = 0

; in assembly ORL ADC0CF,#01H ; GAINEN = 1 MOV ADC0H,#04H; Load the ADC0GNH address MOV ADC0L,#06CH ; Load the upper byte of 0x6CA to ADC0GNH MOV ADC0H,#07H; Load the ADC0GNL address MOV ADC0L,#0A0H ; Load the lower nibble of 0x6CA to ADC0GNL MOV ADC0H,#08H; Load the ADC0GNA address MOV ADC0H,#08H; Load the ADC0GNA address MOV ADC0L,#01H ; Set the GAINADD bit ANL ADC0CF,#0FEH ; GAINEN = 0



Gain Register Definition 4.1. ADC0GNH: ADC0 Selectable Gain High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
			GAIN	H[7:0]				11111100		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x04		
Bits7–0: High byte of Selectable Gain Word.										

Gain Register Definition 4.2. ADC0GNL: ADC0 Selectable Gain Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	GAINL	[3:0]		Reserved	Reserved	Reserved	Reserved	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:		
								0x07		
Bits7–4 : Lower 4 bits of the Selectable Gain Word. Bits3–0 : Reserved . Must Write 0000b.										

Gain Register Definition 4.3. ADC0GNA: ADC0 Additional Selectable Gain

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	GAINADD	00000001	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:	
								0x08	
Dito7 4	December		0000000						
BIts/-1	Reserved.								
BITU: GAINADD: Additional Gain Bit.									
	Setting this	bit adds 1/6	64 (0.016) g	gain to the g	gain value i	n the ADC	GNH and A	ADCOGNL	
	registers.								



SFR Definition 4.4. ADC0MX: ADC0 Channel Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-			AD0MX			00011111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBB
D:4-7 5.				1 14				
Bite/-5:			DD; Write = 0	ion t care.				
DII54-0.		AIVIOAU	rosilive inpu		1			
	AD0MX4–0		ADC0 Input	Channel				
	00000		P0.0					
	00001		P0.1					
	00010		P0.2					
	00011		P0.3					
	00100		P0.4					
	00101		P0.5					
	00110		P0.6*					
	00111		P0.7*					
	01000		P1.0*					
	01001		P1.1*					
	01010		P1.2*					
	01011		P1.3*					
	01100		P1.4*					
	01101		P1.5*					
	01110		P1.6*					
	01111		P1.7*					
	11000		Temp Senso	r				
	11001		V _{DD}					
	11010 - 1111	11	GND					
		I						



SFR Definition 4.5. ADC0CF: ADC0 Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W		Reset Value
		ADOSC			ADU	RPT	GAINEN] 11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBC
			• •					
Bits7-3:	ADUSC4-0:	ADCU SAR	Conversio	n Clock Per	od Bits.	<i>e</i>		
	SAR Convers	SION CIOCK IS	s derived fro			ng equation	n, where AL	USC refers
	Toble 2.2 on	alue nelo in	DIIS ADUS	C4-0. SAR	Conversion	сюск гери	illements a	e given in
		page 29.	the ourron	t avatam ala	ok			
	BURSTEN -	1. FOLK IS	the Burst I	Vode Oscill	ur. Nor specifi	od in Tablo	23	
	DONOTEN -				ator, specini		2.5.	
	AD0SC =	FCLK	-1* c	or CLK	$I_{AB} = -\frac{1}{2}$	FCLK		
		CLK_{SAR}			AR AD	00SC + 1		
Note: Roun	d the result up							
Bits2–1:	AD0RPT1-0	: ADC0 Rep	eat Count					
	Controls the	number of o	conversion	s taken and	accumulate	ed between	ADC0 End	of
	Conversion (ADCINT) a	nd ADC0 V	Vindow Com	parator (AD	DCWINT) ir	nterrupts. A	convert
	start is requir	red for each	conversio	n unless Bu	rst Mode is	enabled. In	n Burst Moo	le, a single
	convert start	can initiate	multiple se	elf-timed cor	iversions. F	Results in b	oth modes	are
	accumulated	in the ADC	0H:ADC0L	. register. W	hen AD0RI	PT1–0 are	set to a va	lue other
	than '00', the	e AD0LJST	bit in the	ADC0CN re	egister mus	st be set to	o '0' (right j	ustified).
	00: 1 convers	sion is perfo	ormed.					
	01: 4 convers	sions are pe	erformed a	nd accumula	ated.			
	10: 8 convers	sions are pe	erformed a	nd accumula	ated.			
	11: 16 conve	rsions are p	performed a	and accumu	lated.			
Dit0.		in Enable E	214					
DILU.	Controls the		m. mmina Ec	r more infor	mation of th	ne usade r	ofor to the f	ollowing
	chanter: Sec	tion " 4.4 S	electable G	ain" on nag	⊔nauon ol u ≏ 61	ie usaye, li		ollowing
	chapter. Sec	1011 4.4. 0		an on pay	501.			



SFR Definition 4.6. ADC0H: ADC0 Data Word MSB



SFR Definition 4.7. ADC0L: ADC0 Data Word LSB





SFR Definition 4.8. ADC0CN: ADC0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0EN	BURSTEN	AD0INT	AD0BUSY	AD0WINT	AD0LJST	AD0CM1	AD0CM0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bi	t addressable)) 0xE8
Bit7:	AD0EN: AD0	0 Enable	Bit.					
	0: ADC0 Disa	abled. ADC	0 is in low-	power shute	lown.			
	1: ADC0 Ena	bled. ADC	0 is active a	and ready fo	or data conv	ersions.		
Bit6:	BURSTEN: A	ADC0 Burs	t Mode Ena	ble Bit.				
	0: ADC0 Bur	st Mode D	isabled.					
DitE			napled. sion Comple	ata Intorruni	Elec			
DILJ.		not compl	ated a data	conversion	. Flay. since the la	set time AD(NINT was d	eared
	1: ADC0 has	completer	t a data con	version				eared.
Bit4:	ADOBUSY: A	DC0 Busy	v Bit.					
	Read:							
	0: ADC0 con	version is	complete or	a conversion	on is not cui	rrently in pro	ogress. AD(DINT is set
	to logic 1 on	the falling	edge of AD	OBUSY.			-	
	1: ADC0 con	version is i	in progress.					
	Write:							
	0: No Effect.							
D:42			ersion if AD) = 0 = 0 DCM1 - 0 = 0				
BILS	This bit must	be cleared	d by softwar	e interrupt F	hag.			
		dow Comr	a by soltwar	e. Match has	not occurre	ed since this	s flan was la	ast cleared
	1: ADC0 Win	dow Com	parison Data	a match has	occurred.		s hag had h	
Bit2:	ADOLJST: AI	DC0 Left J	ustify Selec	t				
	0: Data in AD	C0H:ADC	0L registers	s is right just	ified.			
	1: Data in AD	C0H:ADC	0L registers	s is left justif	ied. This op	tion should	not be use	d with a
	repeat count	greater the	an 1 (when a	AD0RPT1-	0 is 01b, 10	b, or 11b).		
Bits1–0:	AD0CM1-0:	ADC0 Sta	rt of Conver	sion Mode	Select.			
	00: ADC0 co	nversion ir	nitiated on e	very write o	f 1 to AD0B	USY.		
	10: ADC0 co	nversion ir	itiated on o	vernow of 1	imer 1. f ovtornol C			
		nversion ir	itiated on o	verflow of T	imer 2	INVOIN.		



SFR Definition 4.9. ADC0TK: ADC0 Tracking Mode Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	AD0F	PWR		AD	DTM	ADO	AD0TK	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	t addressable)	0xBA
Bits3-2: Bits1-0:	ADOPWR3-4 For BURSTE ADC0 power For BURSTE ADC0 remain For BURSTE ADC0 enters after each co equation: ADOPWR ADOTM1-0: 00: Reserved 01: ADC0 is 10: ADC0 is 11: ADC0 is 11: ADC0 is ADOTK1-0: Post-Trackin 00: Post-Trac 11: Post-Trac	D : ADC0 BL N = 0: a state contr N = 1 and b senabled E N = 1 and b the very log n vert start start a $\frac{Tstartu}{200ns}$ ADC0 Trac b configured c configured	rst Power-U colled by AD AD0EN = 1 and does n AD0EN = 0 w power sta signal. The l $\frac{4P}{2} - 1$ or king Mode s to Post-Trac to Pual-Trac to Dual-Trac Track Time ontrolled by s equal to 2 s equal to 4 s equal to 8	Jp Time. D0EN. ; ot enter the : ate as spec Power Up ti <i>Tstartup</i> Select Bits. cking Mode king Mode cking Mode SAR clock SAR clock 6 SAR clock	e very low po ified in Table me is progra $p = (AD0)^2$ e. (default). follows: a cycles + 2 a cycles + 2 a cycles + 2 k cycles + 2	ower state. e 2.3 on pa ammed acc PWR + 1)2 FCLK cycle FCLK cycle FCLK cycle FCLK cycle FCLK cycle	ge 29 and i ording to th 200 <i>ns</i> 28. 29. 29.	s enabled e following



4.5. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

SFR Definition 4.10. ADC0GTH: ADC0 Greater-Than Data High Byte



SFR Definition 4.11. ADC0GTL: ADC0 Greater-Than Data Low Byte





SFR Definition 4.12. ADC0LTH: ADC0 Less-Than Data High Byte



SFR Definition 4.13. ADC0LTL: ADC0 Less-Than Data Low Byte





4.5.1. Window Detector In Single-Ended Mode

Figure 4.7 shows two example window comparisons for right-justified data with ADC0LTH:ADC0LTL = 0x0200 (512d) and ADC0GTH:ADC0GTL = 0x0100 (256d). The input voltage can range from 0 to V_{RFF} x (4095/4096) with respect to GND, and is represented by a 12-bit unsigned integer value. The repeat count is set to one. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0100 < ADC0H:ADC0L < 0x0200). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0100 or ADC0H:ADC0L > 0x0200). Figure 4.8 shows an example using left-justified data with the same comparison values.



Figure 4.7. ADC Window Compare Example: Right-Justified Single-Ended Data



Figure 4.8. ADC Window Compare Example: Left-Justified Single-Ended Data


5. Voltage Reference

The Voltage reference MUX on C8051F52x/F52xA/F53x/F53xA devices is configurable to use an externally connected voltage reference, the internal reference voltage generator, or the V_{DD} power supply voltage (see Figure 5.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For an external source or the internal reference applied to the V_{REF} pin, REFSL should be set to 0. To use V_{DD} as the reference source, REFSL should be set to 1.

The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor, and internal oscillators. This bit is forced to logic 1 when any of the aforementioned peripherals are enabled. The bias generator may be enabled manually by writing a 1 to the BIASE bit in register REF0CN; see SFR Definition 5.1 for REF0CN register details. The electrical specifications for the voltage reference circuit are given in Table 2.5 on page 30.

The internal voltage reference circuit consists of a temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The output voltage is selectable between 1.5 V and 2.2 V. The internal voltage reference can be driven out on the V_{REF} pin by setting the REFBE bit in register REF0CN to a 1 (see Figure 5.1). The load seen by the V_{REF} pin must draw less than 200 µA to GND. When using the internal voltage reference, bypass capacitors of 0.1 µF and 4.7 µF are recommended from the V_{REF} pin to GND. If the internal reference is not used, the REFBE bit should be cleared to 0. Electrical specifications for the internal voltage reference are given in Table 2.5 on page 30.



Figure 5.1. Voltage Reference Functional Block Diagram



Important Note About the V_{REF} Pin: Port pin P0.0 is used as the external V_{REF} input and as an output for the internal V_{REF}. When using either an external voltage reference or the internal reference circuitry, P0.0 should be configured as an analog pin, and skipped by the Digital Crossbar. To configure P0.0 as an analog pin, clear Bit 0 in register P0MDIN to 0. To configure the Crossbar to skip P0.0, set Bit 0 in register P0SKIP to 1. Refer to Section "13. Port Input/Output" on page 121 for complete Port I/O configuration details.

The TEMPE bit in register REF0CN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserve	d Reserved	ZTCEN	REFLV	REFSL	TEMPE	BIASE	REFBE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD1
Bits7–6:	RESERVED	. Read = 00)b. Must wr	ite 00b.				
Bit5:	ZTCEN: Zer	o-TempCo I	Bias Enable	e Bit*.				
	0: ZeroTC B	ias General	tor automat	ically enable	ed when ne	eded.		
	1: ZeroTC B	ias General	tor forced o	n.				
Bit4:	REFLV: Volta	age Referei	nce Output	Level Selec	st.			
	This bit selec	cts the outp	ut voltage l	evel for the	internal volt	tage referei	nce.	
	0: Internal vo	oltage refere	ence set to	1.5 V.				
Rit2		ado Poforo	nce Select	Z.Z V.				
DILJ.	This hit selec	aye nelele	re for the in	nternal volta	nae referenc	<u>`</u>		
		used as volt	ade referei	nce				
	1: V _{PP} used	as voltage	reference	100.				
Bit2	TEMPE: Ten	nerature S	ensor Enal	ole Bit				
DILL.	0 [·] Internal Te	emperature	Sensor off	Die Dit.				
	1: Internal Te	emperature	Sensor on.					
Bit1:	BIASE: Inter	nal Analog	Bias Gene	rator Enable	e Bit.			
	0: Internal Ar	nalog Bias (Generator a	automaticall	y enabled w	/hen neede	ed.	
	1: Internal Ar	nalog Bias (Generator of	on.				
Bit0:	REFBE: Inte	rnal Refere	nce Buffer	Enable Bit.				
	0: Internal R	eference Bu	uffer disable	ed.				
	1: Internal R	eterence Bi	uffer enable	ed. Internal v	voltage rete	rence drive	n on the V	_{REF} pin.
41	o «co -				0.00	. , .		
^Note: Se	e Section "20.7	 Internal Os 	cillator Susp	end Mode" c	on page 213 f	or a note rel	ated to the 2	LICEN bit in
		511310115.						

SFR Definition 5.1. REF0CN: Reference Control



6. Voltage Regulator (REG0)

C8051F52x/F52xA/F53x/F53xAdevices include an on-chip low dropout voltage regulator (REG0). The input to REG0 at the V_{REGIN} pin can be as high as 5.25 V. The output can be selected by software to 2.1 V or 2.6 V. When enabled, the output of REG0 appears on the V_{DD} pin, powers the microcontroller core, and can be used to power external devices. On reset, REG0 is enabled and can be disabled by software.

The input (V_{REGIN}) and output (V_{DD}) of the voltage regulator should both be bypassed with a large capacitor (4.7 μ F + 0.1 μ F) to ground. These capacitors are required for regulator stability, and will eliminate power spikes and provide any immediate power required by the microcontroller. The settling time associated with the voltage regulator is shown in Table 2.6 on page 31.

Important Note: The bypass capacitors are required for the stability of the voltage regulator.

The voltage regulator can also generate an interrupt (if enabled by EREG0, EIE1.6) that is triggered whenever the V_{REGIN} input voltage drops below the dropout threshold (see Table 2.6 on page 31). This dropout interrupt has no pending flag. The recommended procedure to use the interrupt is as follows:

- 1. Wait enough time to ensure the V_{REGIN} input voltage is stable.
- 2. Enable the dropout interrupt (EREG0, EIE1.6) and select the proper priority (PREG0, EIP1.6).
- 3. If triggered, disable the interrupt in the Interrupt Service Routine (clear EREG0, EIE1.6) and execute all necessary procedures to put the system in "safe mode," leaving the interrupt disabled.
- 4. The main application, now running in safe mode, should regularly check the DROPOUT bit (REG0CN.0). Once it is cleared by the regulator hardware, the application can re-enable the interrupt (EREG0, EIE1.6) and return to normal mode operation.



Figure 6.1. External Capacitors for Voltage Regulator Input/Output



SFR Definition 6.1. REG0CN: Regulator Control

R/W	R/W	R	R/W	R	R	R	R	Reset Value
REGDIS	8 Reserved	_	REG0MD	-		_	DROPOUT	01010000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	0xC9
Bit7:	REGDIS: Vo	Itage Regu	lator Disabl	e Bit.				
	This bit disat	oles/enable	s the Voltag	je Regulato	r.			
	0: Voltage Re	egulator Er	abled.					
	1: Voltage R	egulator Di	sabled.					
Bit6:	RESERVED	. Read = 1k	o. Must write	ə 1b.				
Bit5:	UNUSED. R	ead = 0b. V	Vrite = don't	t care.				
Bit4:	REG0MD: Vo	oltage Reg	ulator Mode	Select Bit.				
	This bit seled	cts the Volta	age Regulat	tor output vo	oltage.			
	0: Voltage Re	egulator ou	tput is 2.1 \	·. /.	U U			
	1: Voltage R	equlator ou	tput is 2.6 \	/ (default).				
Bits3–1:	UNUSED. R	ead = 000b	. Write = do	n't care.				
Bit0	DROPOUT	Voltage Re	gulator Droi	out Indicat	or Bit			
	0: Voltage R	egulator is	not in dropc	out				
	1: Voltage R	equilator is	in or near d	ropout				
	i. voltage i t	cyclator 13	in or near u	opout.				



7. Comparator

C8051F52x/F52xA/F53x/F53xA devices include one on-chip programmable voltage comparator. The Comparator is shown in Figure 7.1.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0), or an asynchronous "raw" output (CP0A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output with the device in STOP or SUS-PEND mode. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull (see Section "13.2. Port I/O Initialization" on page 127). The Comparator may also be used as a reset source (see Section "11.5. Comparator Reset" on page 111).

The Comparator inputs are selected in the CPT0MX register (SFR Definition 7.2). The CMX0P3–CMX0P0 bits select the Comparator0 positive input; the CMX0N3–CMX0N0 bits select the Comparator0 negative input.

Important Note About Comparator Inputs: The Port pins selected as Comparator inputs should be configured as analog inputs in their associated Port configuration register and configured to be skipped by the Crossbar (for details on Port configuration, see Section "13.3. General Purpose Port I/O" on page 129).



Figure 7.1. Comparator Functional Block Diagram

The Comparator output can be polled in software, used as an interrupt source, internal oscillator suspend awakening source and/or routed to a Port pin. When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP or SUSPEND mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to



less than 100 nA. See Section "13.1. Priority Crossbar Decoder" on page 123 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from –0.25 V to $(V_{REGIN}) + 0.25$ V without damage or upset. The complete Comparator electrical specifications are given in Table 2.7 on page 32.

The Comparator response time may be configured in software via the CPTnMD register (see SFR Definition 7.3). Selecting a longer response time reduces the Comparator supply current. See Table 2.7 on page 32 for complete timing and current consumption specifications.



Figure 7.2. Comparator Hysteresis Plot

The Comparator hysteresis is software-programmable via its Comparator Control register CPT0CN. The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3–0 in the Comparator Control Register CPT0CN (shown in SFR Definition 7.1). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Table 2.7 on page 32, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "10. Interrupt Handler" on page 99). The CP0FIF flag is set to logic 1 upon a Comparator falling-edge detect, and the CP0RIF flag is set to logic 1 upon the Comparator rising-edge detect. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CP0OUT bit. The Comparator is enabled by setting the CP0EN bit to logic 1 and is disabled by clearing this bit to logic 0. When the Comparator is enabled, the internal oscillator is awakened from SUSPEND mode if the Comparator output is logic 0.



Note that false rising edges and falling edges can be detected when the comparator is first powered-on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed. This Power Up Time is specified in Table 2.7 on page 32.

SFR Definition 7.1. CPT0CN: Comparator0 Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9B
Bit7:	CP0EN: Cor	nparator0 E	nable Bit.					
	0: Comparat	or0 Disable	ed.					
	1: Comparat	or0 Enable	d.					
Bit6:	CPOOUT: Co	omparator0	Output Sta	ate Flag.				
	0: Voltage or	n CP0+ < C	P0–.					
	1: Voltage or	ר CP0+ > C	P0					
Bit5:	CPORIF: Co	mparator0 I	Rising-Edg	e ⊢lag.				
	U: No Compa	aratoru Risi	ng Eage na	as occurred	since this fi	ag was lasi	cleared.	
D:44	1: Comparat	oru Rising I maaratar0 [Edge nas c	occurrea.				
DIL4.	CPUFIF. COI	nparatoro r	-aiiing-⊏ug ina Edao b	e Flag.	ainaa thia f		talaarad	
	1: Comparat	orf Falling	Edge bas (lay was las	t cleareu.	
Bits3-2	CP0HYP1_0	Comparat	tor0 Positiv	ve Hysteresi	s Control Bi	ts		
Ditoo 2.	00 [.] Positive	Hvsteresis	Disabled		S Control Di			
	01: Positive	Hysteresis	= 5 mV.					
	10: Positive	Hysteresis	= 10 mV.					
	11: Positive	, Hysteresis ⊧	= 20 mV.					
Bits1-0:	CP0HYN1-0): Compara	tor0 Negati	ive Hysteres	is Control E	Bits.		
	00: Negative	Hysteresis	Disabled.	-				
	01: Negative	Hysteresis	s = 5 mV.					
	10: Negative	Hysteresis	s = 10 mV.					
	11: Negative	Hysteresis	= 20 mV.					



SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CMX0N3					P3 CMX0P2	CMX0P1	CMX0P0	01110111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0x9F
Bits7–4:	CMX0N3– These bits	CMX0N0: (select whic	Comparato ch Port pin	r0 Negative is used as	e Input MUX Se the Comparato	elect. or0 negative	e input.	
[CMX0N3	CMX0N2	CMX0N1	CMX0N0	Negative Inp	out		
-	0	0	0	0	 			
-	0	0	0	1	P0.3			
-	0	0	1	0	P0.5			
-	0	0	1	1	P0.7*			
	•	1	0	0	P1.1*			
	0				B 4 8 4			
-	0	1	0	1	P1.3*			
-	0 0 0	1	0 1	1 0	P1.3* P1.5*			
l ote: Availat	0 0 0 0	1 1 1 he C8051F5	0 1 1 53x/53xA de	1 0 1 vices	P1.3* P1.5* P1.7*			
lote: Availat Bits1–0: 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0: C select whic	0 1 53x/53xA de Comparato ch Port pin	1 0 1 vices r0 Positive is used as	P1.3* P1.5* P1.7* Input MUX Sel the Comparato	ect. pr0 positive	input.	
ote: Availak Bits1–0: (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0: C select white CMX0P2	0 1 33x/53xA de Comparato ch Port pin CMX0P1	1 0 1 vices r0 Positive is used as CMX0P0	P1.3* P1.5* P1.7* Input MUX Sel the Comparato	ect. pr0 positive	input.	
ote: Availat Bits1–0:	0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0 : C select whice CMX0P2 0	0 1 53x/53xA de Comparato ch Port pin CMX0P1 0	1 0 1 vices r0 Positive is used as CMX0P0 0	P1.3* P1.5* P1.7* Input MUX Sel the Comparato Positive Inp P0.0	ect. pr0 positive	input.	
ote: Availat Bits1–0:	0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0: C select whice CMX0P2 0 0	0 1 53x/53xA de Comparato ch Port pin CMX0P1 0 0	1 0 1 vices r0 Positive is used as CMX0P0 0 1	P1.3* P1.5* P1.7* Input MUX Sel the Comparato Positive Inp P0.0 P0.2	ect. pr0 positive	input.	
ote: Availat Bits1–0:	0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0: C select whice CMX0P2 0 0 0	0 1 53x/53xA de Comparato ch Port pin CMX0P1 0 0 1	1 0 1 vices r0 Positive is used as CMX0P0 0 1 0	P1.3* P1.5* P1.7* Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.4	ect. pr0 positive	input.	
ote: Availab Bits1–0:	0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0 : C select whice CMX0P2 0 0 0 0	0 1 53x/53xA de Comparato ch Port pin CMX0P1 0 0 1 1	1 0 1 vices r0 Positive is used as CMX0P0 0 1 0 1	P1.3* P1.5* P1.7* Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6*	ect. pr0 positive	input.	
ote: Availat Bits1–0:	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0 : C select whice CMX0P2 0 0 0 0 1	0 1 53x/53xA de Comparato ch Port pin CMX0P1 0 0 1 1 1 0	1 0 1 vices r0 Positive is used as CMX0P0 0 1 0 1 0	P1.3* P1.5* P1.7* Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.4 P0.6* P1.0*	ect. pr0 positive	input.	
ote: Availat Bits1–0:	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 he C8051F5 CMX0P0 : C select whice CMX0P2 0 0 0 0 0 1 1	0 1 53x/53xA de Comparato ch Port pin CMX0P1 0 0 1 1 0 0 1	1 0 1 vices r0 Positive is used as CMX0P0 0 1 0 1 0 1 0	P1.3* P1.5* P1.7* Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6* P1.0* P1.2* P1.4*	ect. pr0 positive	input.	
lote: Availat Bits1–0:	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 he C8051F5 CMX0P0 : C select whice CMX0P2 0 0 0 0 0 1 1 1 1	0 1 3x/53xA de Comparato ch Port pin CMX0P1 0 0 1 1 0 0 1 1	1 0 1 vices r0 Positive is used as CMX0P0 0 1 0 1 0 1 0 1	P1.3* P1.5* P1.7* Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6* P1.0* P1.2* P1.4* P1.6*	ect. pr0 positive	input.	



SFR	Definition	7.3.	CPT0MD:	Comparator0	Mode Selection
-----	------------	------	---------	-------------	----------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
Reserve	d —	CP0RIE	CP0FIE	_		CP0MD1	CP0MD0	00000010			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0x9D			
Bit7:	RESERVED). Read = 0	b. Must write	e 0b.							
Bit6:	UNUSED. Read = 0b. Write = don't care.										
Bit5:	CPORIE: Comparator Rising-Edge Interrupt Enable.										
	0: Compara	tor rising-ec	lge interrupt	disabled.							
D:44	CONFIE: Co	tor rising-ed	age interrupt	enabled.	abla						
DIL4.	0: Compara	tor falling of	alling-Euge dae interrup	interrupt ⊏r t disabled	lable.						
	1: Compara	tor falling-e	dge interrup	t enabled.							
	Note: It is ne	ecessarv to	enable both	CP0xIE an	d the corre	spondent E	CPx bit loca	ated in EIE1			
	SFR.										
	SFR. D: LINUSED Road - 00h Write - dep't care										
Bits3-2	UNUSED. F	Read = 00b.	Write = don	i't care.							
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C	Read = 00b. P0MD0 : Co	Write = don mparator0 I	ı't care. Mode Selec	t						
Bits3-2: Bits1-0:	UNUSED. F CP0MD1–C These bits s	Read = 00b. P0MD0 : Co select the re	Write = don omparator0 l sponse time	ı't care. Mode Selec e for Compa	t irator0.						
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s	Read = 00b. P0MD0 : Co select the re	Write = don omparator0 l sponse time	i't care. Mode Selec e for Compa	t rator0.						
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s Mode	Read = 00b. P0MD0: Co select the re CP0MD1	Write = don omparator0 l sponse time CP0MD0	i't care. Mode Selec ofor Compa CP0 Fal	t irator0. i ing Edge I	Response					
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s Mode	Read = 00b. POMD0 : Co select the re CPOMD1	Write = dor omparator0 I sponse time CP0MD0	't care. Mode Selec e for Compa CP0 Fal	t irator0. ing Edge I Time (TYF	Response ?)					
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s Mode	Read = 00b. P0MD0 : Co select the re CP0MD1 0	Write = dor omparator0 I sponse time CP0MD0	i't care. Mode Selec e for Compa CP0 Fal Faste	t irator0. ing Edge Time (TYF st Respons	Response ?) Se Time					
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s Mode	Read = 00b. P0MD0 : Co elect the re CP0MD1 0 0	Write = don omparator0 I sponse time CP0MD0 0 1	i't care. Mode Selec e for Compa CP0 Fal Faste	t irator0. ing Edge I Time (TYF st Respons	Response ?) se Time					
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s Mode 0 1 2	Read = 00b. POMD0 : Co select the re CPOMD1 0 0 1	Write = dor omparator0 I sponse time CP0MD0 0 1 0	i't care. Mode Selec e for Compa CP0 Fal Faste	t irator0. Time (TYF st Respons — —	Response P) Se Time					
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s Mode 0 1 2 3	Read = 00b. POMD0 : Co select the re CPOMD1 0 0 1 1	Write = dor omparator0 I sponse time CP0MD0 0 1 0 1	i't care. Mode Selec e for Compa CP0 Fal Faste Lowest	t irator0. Time (TYF st Respons Power Cor	Response ?) se Time asumption					
Bits3–2: Bits1–0:	UNUSED. F CP0MD1-C These bits s Mode 0 1 2 3	Read = 00b. P0MD0 : Co select the re CP0MD1 0 0 1 1	Write = dor omparator0 I sponse time CP0MD0 0 1 0 1	i't care. Mode Selec e for Compa CP0 Fal Faste Lowest	t ing Edge Time (TYF st Respons — — Power Cor	Response 2) se Time asumption					
Bits3–2: Bits1–0:	UNUSED. F CP0MD1–C These bits s Mode 0 1 2 3 Note: Rising times	Read = 00b. POMD0 : Co select the re CPOMD1 0 0 1 1 5 Edge resp	Write = dor omparator0 I sponse time CP0MD0 0 1 0 1 0 1 0 0	i't care. Mode Selec e for Compa CP0 Fal Faste Lowest are approxi	t irator0. Time (TYF st Respons Power Cor mately dou	Response P) Se Time Isumption ble the Falli	ng Edge re	esponse			
Bits1–0:	UNUSED. F CPOMD1-C These bits s Mode 0 1 2 3 Note: Rising times.	Read = 00b. POMD0 : Co select the re CPOMD1 0 0 1 1 g Edge resp	Write = dor omparator0 I sponse time CP0MD0 0 1 0 1 0 0 1 0 0	i't care. Mode Selec e for Compa CP0 Fal Faste Lowest are approxi	t irator0. Time (TYF st Respons Power Cor mately dou	Response) se Time asumption ble the Falli	ng Edge re	esponse			



8. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The C8051F52x/F52xA/F53x/F53xA family has a superset of all the peripherals included with a standard 8051. See Section "1. System Overview" on page 13 for more information about the available peripherals. The CIP-51 includes on-chip debug hardware which interfaces directly with the analog and digital subsystems, providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 8.1 for a block diagram). The CIP-51 core includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput
- 256 Bytes of Internal RAM
- Extended Interrupt Handler

- Reset Input
- Power Management Modes
- Integrated Debug Logic
- Program and Data Memory Security







Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's system clock running at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

Programming and Debugging Support

In-system programming of the Flash program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire (C2) interface. Note that the re-programmable Flash can also be read and written a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Silicon Laboratories, Inc. and third party vendors. Silicon Laboratories provides an integrated development environment (IDE) including editor, evaluation compiler, assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the on-chip debug logic to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

8.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

8.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 8.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



8.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access data stored in XDATA memory space. In the CIP-51, the MOVX instruction can also be used to write or erase on-chip program memory space implemented as reprogrammable Flash memory. The Flash access feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "12. Flash Memory" on page 114 for further details.

Mnemonic	Description	Bytes	Clock Cycles
Arithmetic Operations	1		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DECA	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DAA	Decimal adjust A	1	1
Logical Operations			
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2



Mnemonic	Description	Bytes	Clock Cycles
ORL direct. #data	OR immediate to direct byte	3	3
XRL A. Rn	Exclusive-OR Register to A	1	1
XRL A. direct	Exclusive-OR direct byte to A	2	2
XRLA, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLRA	Clear A	1	1
CPL A	Complement A	1	2
RLA	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
Data Transfer	L ·		
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2

Table 8.1. CIP-51 Instruction Set Summary (Continued)



Table 8.1. CIP-51 Instruction Set Summary (Continued)

Mnemonic	Description	Bytes	Clock Cycles
Boolean Manipulation			
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
Program Branching			
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	4/5
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1



Notes on Registers, Operands and Addressing Modes:

Rn - Register R0–R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00– 0x7F) or an SFR (0x80–0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 7680 bytes of program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.

8.2. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic 1. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.



SFR Definition 8.1. SP: Stack Pointer



SFR Definition 8.2. DPL: Data Pointer Low Byte



SFR Definition 8.3. DPH: Data Pointer High Byte





SFR Definition 8.4. PSW: Program Status Word

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address	: 0xD0
Bit7:	CY: Carry F	lag.						
	This bit is s	et when the	last arithme	tic operatio	n resulted i	n a carry (a	ddition) or a	a borrow
-	(subtraction	n). It is clear	ed to 0 by al	l other arith	metic opera	ations.		
Bit6:	AC: Auxilia	ry Carry Fla	g					
	I NIS DIT IS S	et when the	last arithmet	ic operation	n resulted in	n a carry into	o (addition) (or a porrow
Rit5.	FO: Llser El		ligh order mi			by all other		perations.
DILJ.	This is a hit	ay u. -addressah	le deneral n	urnose flag	for use und	der software	e control	
Bits4–3:	RS1-RS0:	Register Ba	ink Select.	arpeee nag			5 00111 01.	
	These bits	select which	register bar	nk is used o	luring regis	ter accesse	S.	
			0		0 0			
	RS1	RS0 R	egister Bank	Addr	ess			
	0 0) 0		0x00-0x0)7			
	0 1	1		0x08–0x0)F			
	1 () 2		0x10–0x1	7			
	1 1	3		0x18–0x1	F			
Bit2:	OV: Overflo	w Flag.						
			IDD instruction	ig circumst	ances:	an averflow	.,	
		ADDC, 01 St	ulte in an ov	orflow (res	a siyii-chai ilt is greate	r than 255)	v.	
	• A DIV inst	ruction cause	als in an ov	by-zero cor	nt is greater	r unan 200).		
	The OV hit	is cleared to	0 by the AF		SUBB MU	and DIV	instructions	in all other
	cases.	sidai du k		_,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		_, 3113 217		
Bit1:	F1: User Fl	ag 1.						
	This is a bit	-addressab	le, general p	urpose flag	for use uno	der software	e control.	
Bit0:	PARITY: Pa	arity Flag.		-				
	This bit is s	et to 1 if the	sum of the e	ight bits in t	the accumu	lator is odd	and cleared	d if the sum
	is even.							



SFR Definition 8.5. ACC: Accumulator



SFR Definition 8.6. B: B Register



8.3. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. SFR Definition 8.7 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however a reset is required to restart the MCU.

The C8051F52x/F52xA/F53x/F53xA devices feature a low-power SUSPEND mode, which stops the internal oscillator until a wakening event occurs. See Section "14.1.1. Internal Oscillator Suspend Mode" on page 137 for more information.



8.3.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system.

8.3.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout period of 100 μ s.

8.3.3. Suspend Mode

The C8051F52x/F52xA/F53x/F53xA devices feature a low-power Suspend mode, which stops the internal oscillator until a wakening event occurs. See Section Section "14.1.1. Internal Oscillator Suspend Mode" on page 137 for more information.

Note: When entering Suspend mode, firmware must set the ZTCEN bit in REF0CN (SFR Definition 5.1).



SFR Definition 8.7. PCON: Power Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	STOP	IDLE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0x87
Bits7–2: Bit1: Bit0:	RESERVED STOP: STOI Writing a 1 to 1: CIP-51 for IDLE: IDLE I Writing a 1 to 1: CIP-51 for and all perip	P Mode Sel o this bit wil rced into po Mode Selec o this bit wil rced into ID herals rema	ect. I place the e wer-down r st. I place the e LE mode. (ain active.)	CIP-51 into node. (Turn CIP-51 into Shuts off clo	STOP mod is off interna IDLE mode ock to CPU,	e. This bit v al oscillator) . This bit w but clock t	vill always). ill always re o Timers, li	read 0. ead 0. nterrupts,



9. Memory Organization and SFRs

The memory organization of the C8051F52x/F52xA/F53x/F53x/F53xA is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The memory map is shown in Figure 9.1.



Figure 9.1. Memory Map

9.1. Program Memory

The CIP-51 core has a 64 kB program memory space. The C8051F520/0A/1/1A and C8051F530/0A/1/1A implement 8 kB of this program memory space as in-system, re-programmable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x1FFF. Addresses above 0x1DFF are reserved on the 8 kB devices. The C8051F523/3A/4/4A and C8051F533/3A/4/4A implement 4 kB of Flash from addresses 0x0000 to 0x0FFF. The C8051F526/6A/7/7A and C8051F536/6A/7/7A implement 2 kB of Flash from addresses 0x0000 to 0x0FFF.

Program memory is normally assumed to be read-only. However, the C8051F52x/F52xA/F53x/F53xA can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX write instruction. This feature provides a mechanism for updates to program code and use of the program memory space for non-volatile data storage. Refer to Section "12. Flash Memory" on page 114 for further details.



9.2. Data Memory

The C8051F52x/F52xA/F53x/F53xAincludes 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFRs) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory organization of the C8051F52x/F53x/F53x/F53xA.

9.3. General Purpose Registers

The lower 32 bytes of data memory (locations 0x00 through 0x1F) may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 8.4. PSW: Program Status Word). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

9.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

9.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

9.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional



SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 9.1 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the data sheet, as indicated in Table 9.2, for a detailed description of each register.

F8	SPI0CN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0			VDDMON
F0	В	P0MDIN	P1MDIN				EIP1	
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2			RSTSRC
E0	ACC	XBR0	XBR1		IT01CF		EIE1	
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2			
D0	PSW	REF0CN			P0SKIP	P1SKIP		P0MAT
C8	TMR2CN	REG0CN	TMR2RLL	TMR2RLH	TMR2L	TMR2H		P1MAT
C0				ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	P0MASK
B8	IP		ADC0TK	ADC0MX	ADC0CF	ADC0L	ADC0	P1MASK
B0	OSCIFIN	OSCXCN	OSCICN	OSCICL				FLKEY
A8	IE	CLKSEL						
A0		SPI0CFG	SPI0CKR	SPI0DAT	P0MDOUT	P1MDOUT		
98	SCON0	SBUF0		CPT0CN		CPT0MD		CPT0MX
90	P1		LINADDR	LINDATA		LINCF		
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH				PCON
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
	(bit address-							
	able)							

Table 9.1. Special Function Register (SFR) Memory Map



Table 9.2. Special Function Registers

Register	Address	Description	Page
ACC	0xE0	Accumulator	90
ADC0CF	0xBC	ADC0 Configuration	66
ADC0CN	0xE8	ADC0 Control	68
ADC0H	0xBE	ADC0	67
ADC0L	0xBD	ADC0	67
ADC0GTH	0xC4	ADC0 Greater-Than Data High Byte	70
ADC0GTL	0xC3	ADC0 Greater-Than Data Low Byte	70
ADC0LTH	0xC6	ADC0 Less-Than Data High Byte	71
ADC0LTL	0xC5	ADC0 Less-Than Data Low Byte	71
ADC0MX	0xBB	ADC0 Channel Select	65
ADC0TK	0xBA	ADC0 Tracking Mode Select	69
В	0xF0	B Register	90
CKCON	0x8E	Clock Control	189
CLKSEL	0xA9	Clock Select	144
CPT0CN	0x9B	Comparator0 Control	79
CPT0MD	0x9D	Comparator0 Mode Selection	81
CPT0MX	0x9F	Comparator0 MUX Selection	80
DPH	0x83	Data Pointer High	88
DPL	0x82	Data Pointer Low	88
EIE1	0xE6	Extended Interrupt Enable 1	103
EIP1	0xF6	Extended Interrupt Priority 1	104
FLKEY	0xB7	Flash Lock and Key	120
IE	0xA8	Interrupt Enable	101
IP	0xB8	Interrupt Priority	102
IT01CF	0xE4	INT0/INT1 Configuration	106
LINADDR	0x92	LIN indirect address pointer	173
LINCF	0x95	LIN master-slave and automatic baud rate selection	174
LINDATA	0x93	LIN indirect data buffer	173
OSCICL	0xB3	Internal Oscillator Calibration	139

SFRs are listed in alphabetical order. All undefined SFR locations are reserved



Table 9.2. Special Function Registers (Continued)

Register	Address	Description	Page
OSCICN	0xB2	Internal Oscillator Control	138
OSCXCN	0xB1	External Oscillator Control	143
P0	0x80	Port 0 Latch	130
P0MASK	0xC7	Port 0 Mask	132
P0MAT	0xD7	Port 0 Match	132
P0MDIN	0xF1	Port 0 Input Mode Configuration	130
P0MDOUT	0xA4	Port 0 Output Mode Configuration	131
P0SKIP	0xD4	Port 0 Skip	131
P1	0x90	Port 1 Latch	133
P1MASK	0xBF	Port 1 Mask	135
P1MAT	0xCF	Port 1 Match	135
P1MDIN	0xF2	Port 1 Input Mode Configuration	133
P1MDOUT	0xA5	Port 1 Output Mode Configuration	134
P1SKIP	0xD5	Port 1 Skip	134
PCA0CN	0xD8	PCA Control	207
PCA0CPH0	0xFC	PCA Capture 0 High	210
PCA0CPH1	0xEA	PCA Capture 1 High	210
PCA0CPH2	0xEC	PCA Capture 2 High	210
PCA0CPL0	0xFB	PCA Capture 0 Low	210
PCA0CPL1	0xE9	PCA Capture 1 Low	210
PCA0CPL2	0xEB	PCA Capture 2 Low	210
PCA0CPM0	0xDA	PCA Module 0 Mode	209
PCA0CPM1	0xDB	PCA Module 1 Mode	209
PCA0CPM2	0xDC	PCA Module 2 Mode	209
PCA0H	0xFA	PCA Counter High	210
PCA0L	0xF9	PCA Counter Low	210
PCA0MD	0xD9	PCA Mode	208
PCON	0x87	Power Control	92
PSCTL	0x8F	Program Store R/W Control	120
PSW	0xD0	Program Status Word	89

SFRs are listed in alphabetical order. All undefined SFR locations are reserved



Table 9.2. Special Function Registers (Continued)

Register	Address	Description	Page
REF0CN	0xD1	Voltage Reference Control	74
REG0CN	0xC9	Voltage Regulator Control	76
RSTSRC	0xEF	Reset Source Configuration/Status	113
SBUF0	0x99	UART0 Data Buffer	151
SCON0	0x98	UART0 Control	150
SP	0x81	Stack Pointer	88
SPI0CFG	0xA1	SPI Configuration	158
SPI0CKR	0xA2	SPI Clock Rate Control	160
SPI0CN	0xF8	SPI Control	159
SPI0DAT	0xA3	SPI Data	161
TCON	0x88	Timer/Counter Control	187
TH0	0x8C	Timer/Counter 0 High	190
TH1	0x8D	Timer/Counter 1 High	190
TL0	0x8A	Timer/Counter 0 Low	190
TL1	0x8B	Timer/Counter 1 Low	190
TMOD	0x89	Timer/Counter Mode	188
TMR2CN	0xC8	Timer/Counter 2 Control	194
TMR2H	0xCD	Timer/Counter 2 High	195
TMR2L	0xCC	Timer/Counter 2 Low	195
TMR2RLH	0xCB	Timer/Counter 2 Reload High	195
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	195
VDDMON	0xFF	V _{DD} Monitor Control	110
XBR0	0xE1	Port I/O Crossbar Control 0	128
XBR1	0xE2	Port I/O Crossbar Control 1	129

SFRs are listed in alphabetical order. All undefined SFR locations are reserved



10. Interrupt Handler

The C8051F52x/F52xA/F53x/F53xA family includes an extended interrupt system with two selectable priority levels. The allocation of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in the Interrupt Enable and Extended Interrupt Enable SFRs. However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending state, and will not be serviced until the EA bit is set back to logic 1.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

10.1. MCU Interrupt Sources and Vectors

The C8051F52x/F52xA/F53x/F53xA MCUs support 15 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order, and control bits are summarized in Table 10.1 on page 100. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

10.2. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 10.1.

10.3. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is



18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction, and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

Table 10.1.	Interrupt	Summary
-------------	-----------	---------

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0(INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1(INT0)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	N	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	N	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
ADC0 Window Compara- tor	0x003B	7	AD0WINT (ADC0CN.3)	Y	N	EWADC0 (EIE1.0)	PWADC0 (EIP1.0)
ADC0 End of Conversion	0x0043	8	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.1)	PADC0 (EIP1.1)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.2)	PPCA0 (EIP1.2)
Comparator Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	N	N	ECPF (EIE1.3)	PCPF (EIP1.3)
Comparator Rising Edge	0x005B	11	CP0RIF (CPT0CN.5)	N	N	ECPR (EIE1.4)	PCPR (EIP1.4)
LIN Interrupt	0x0063	12	LININT (LINST.3)	N	N*	ELIN (EIE1.5)	PLIN (EIP1.5)
Voltage Regulator Dropout	0x006B	13	N/A	N/A	N/A	EREG0 (EIE1.6)	PREG0 (EIP1.6)
Port Match	0x0073	14	N/A	N/A	N/A	EMAT (EIE1.7)	PMAT (EIP1.7)
Note: Software must set the	RSTINT bit	(LINCTRL	.3) to clear the LININT flag	J.			



10.4. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

SFR Definition 10.1. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit
	SFR Address. ()							5. UXAO
Bit7 [.]	EA: Global I	nterrupt En	able					
	This bit globa	ally enables	s/disables a	ll interrupts	It override	s the individ	dual interrup	ot mask set-
	tings.	,		•			•	
	0: Disable al	l interrupt s	ources.					
	1: Enable ea	ch interrup	t according	to its individ	dual mask s	etting.		
Bit6:	ESPIO: Enab	ole Serial P	eripheral Int	terface (SP	0) Interrupt			
	0: Disable al	LINE MASKIN	ig of the SP	io interrupts	.			
	1. Enable int	errupt requ	iests genera	ated by SPI	n			
Bit5:	ET2: Enable	Timer 2 In	terrupt.					
	This bit sets	the maskin	g of the Tim	ner 2 interru	pt.			
	0: Disable Ti	mer 2 inter	rupt.					
-	1: Enable int	errupt requ	iests genera	ated by the	TF2L or TF	2H flags.		
Bit4:	ES0: Enable	UARIO Ini the meakin	terrupt.	DTO interru	nt			
	0. Disable II	ART0 inter	ig of the UA runt	RIU Interru	ρι.			
	1: Enable U	ART0 interr	upt.					
Bit3:	ET1: Enable	Timer 1 In	terrupt.					
	This bit sets	the maskin	g of the Tim	ner 1 interru	pt.			
	0: Disable al	I Timer 1 in	terrupt.					
D:40.	1: Enable int	errupt requ	lests genera	ated by the	IF1 flag.			
BILZ:	This bit sets	the maskin	iterrupt 1.	ornal interri	int 1			
	0: Disable ex	ternal inter	rupt 1.		ipt I.			
	1: Enable ex	tern interru	pt 1 reques	ts.				
Bit1:	ET0: Enable	Timer 0 In	terrupt.					
	This bit sets	the maskin	g of the Tim	ner 0 interru	pt.			
	0: Disable al	I Timer 0 in	terrupt.					
Bit0.	T: Enable Int	External In	ests genera	ated by the	IFU flag.			
DILU.	This hit sets	the maskin	nerrupi 0. a of the ext	ernal interri	int 0			
	0: Disable ex	ternal inter	rupt 0.		·P. O.			
	1: Enable ex	tern interru	, pt 0 reques	ts.				



SFR Definition 10.2. IP: Interrupt Priority

R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	PSPI0	PT2	PS0	PT1	PX1	PT0	PX0	10000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit			
							055 4 4	Addressable			
							SFR Address	s: 0xB8			
D:47		aad - 1h: \	Nrito - dop"	- aara							
DIL/. DitC:	DEDIO: Soria	UNUSED. Read = 1b; Write = don't care.									
DILO.	This hit sets	PSPID : Serial Peripheral Interface (SPID) Interrupt Priority Control.									
	0: SPI0 inter	runt set to	low priority l	evel							
	1: SPI0 inter	rupt set to	hiah priority	level.							
Bit5:	PT2: Timer 2	Interrupt F	Priority Cont	rol.							
	This bit sets	the priority	of the Time	r 2 interrup	t.						
	0: Timer 2 in	terrupt set	to low priori	ty level.							
	1: Timer 2 in	terrupt set	to high prioi	rity level.							
Bit4:	PSO : UARTO	Interrupt F	Priority Cont	rol.							
	This bit sets	the priority	of the UAR	T0 interrupt							
	0: UART0 int	terrupt set	to low priori	ty level.							
D:40		terrupt set	to high prior	ity level.							
BIt3:	This bit acts	Interrupt F	of the Time	IOI. r 1 intorrun	•						
	0. Timer 1 in	terrunt set	to low priori	tv lovol	ι.						
	1. Timer 1 in	terrunt set	to high prior	ity level							
Bit2:	PX1: Externa	al Interrupt	0 Priority C	ontrol.							
	This bit sets	the priority	of the exter	nal interrup	ot 1.						
	0: INT1 inter	rupt set to	low priority l	evel.							
	1: INT1 inter	rupt set to	high priority	level.							
Bit1:	PT0: Timer 0) Interrupt F	Priority Cont	rol.							
	This bit sets	the priority	of the Time	r 0 interrup	t.						
	0: Timer 0 in	terrupt set	to low priori	ty level.							
D:40	1: Timer 0 in	terrupt set	to high prior	ity level.							
BITU	This bit acto	ai interrupt	of the exter	UNTROI.	+ 0						
	0. INTO inter	runt set to	on the exter	nai interrup lovol	n 0.						
	1. INTO Inter	rupt set to	high priority	level							
		api 30i 10	ingir priority	10401.							



SFR Definition 10.3. EIE1: Extended Interrupt Enable 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
EMAT	EREG0	ELIN	ECPR	ECPF	EPCA0	EADC0	EWADC0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Address	: 0xE6		
Bit7:	EMAT: Enable Port Match Interrupt.									
	This bit sets	the maskin	g of the Por	t Match inte	errupt.					
	0: Disable th	e Port Mate	ch interrupt.							
Ditc		e Port Matc	n interrupt.	Intorrunt						
DILO.	This hit sets	the maskin	a of the Vol	tade Redul	ator Dronou	t interrunt				
	0: Disable th	e Voltage F	g of the vol Regulator Di	ropout inter	rupt.	t interrupt.				
	1: Enable the	e Voltage R	egulator Dr	opout interi	upt.					
Bit5:	ELIN: Enable	e LIN Interr	upt.	•	•					
	This bit sets	the maskin	g of the LIN	interrupt.						
	0: Disable LI	N interrupt	S. ,							
D:44	1: Enable LII		requests.	a Edao Into	runt					
DIL4.	This hit sets	the maskin	a of the CP	0 Rising Ec	mupi Iga interrunt					
	0: Disable C	P0 Rising E	dae Interru	ot.	ige interrupt					
	1: Enable CF	P0 Rising E	dge Interrup	ot.						
Bit3:	ECPF: Enab	le Compara	ator 0 Falling	g Edge Inte	rrupt					
	This bit sets	the maskin	g of the CP	0 Falling Eo	dge interrup	t.				
	0: Disable C	P0 Falling I	Edge Interru	ipt.						
Dita		20 Failing E	age interru	pt. Untor Arrov	(DCA0) Into	orrupt				
DILZ.	This hit sets	the maskin	a of the PC	Δ0 interrun	(FCAU) III.e ts	inupi.				
	0: Disable al	I PCA0 inte	errupts.							
	1: Enable int	errupt requ	ests genera	ted by PCA	\ 0.					
Bit1:	EADC0: Ena	ble ADC0	Conversion	Complete I	nterrupt.					
	This bit sets	the maskin	g of the AD	C0 Convers	sion Comple	ete interrup	t.			
	0: Disable Al	DC0 Conve	rsion Comp	lete interru	pt.					
		errupt requ	ests genera	ted by the	ADUINT flag].				
DILU.	This bit sets	the maskin	a of the AD	C0 Window	Compariso	n interrunt				
	0: Disable Al	DC0 Windo	w Comparis	son interrup	t.	minorapt	•			
	1: Enable int	errupt requ	ests genera	ted by the	AD0WINT fl	ag.				



SFR Definition 10.4. EIP1: Extended Interrupt Priority 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
PMAT	PREG0	PLIN	PCPR	PCPF	PPAC0	PREG0	PWADC0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_		
							SFR Address	0xF6		
Bit7:	PMAT. Port I	Match Inter	rupt Priority	Control.						
	This bit sets	the priority	of the Port	Match inter	rupt.					
	0: Port Matc): Port Match interrupt set to low priority level.								
	1: Port Matc	h interrupt s	set to high p	priority level						
Bit6:	PREG0: Volt	age Regula	ator Interrup	ot Priority Co	ontrol.					
	This bit sets	the priority	of the Volta	ige Regulat	or interrupt.					
	U: Voltage R	egulator int	errupt set to	D IOW PRIORIT	y level.					
Rit5		torrunt Drio	rity Control	o nigri priori	ty level.					
Dito.	This hit sets	the priority	of the CP0	interrunt						
	0: LIN interru	upt set to lo	w priority le	vel.						
	1: LIN interru	ipt set to hi	gh priority l	evel.						
Bit4:	PCPR: Com	, parator Ris	ing Edge In	terrupt Prio	rity Control.					
	This bit sets	the priority	of the Risin	ig Edge Col	mparator int	terrupt.				
	0: Comparat	or interrupt	set to low p	priority level						
	1: Comparat	or interrupt	set to high	priority leve	el.					
Bit3:	PCPF: Com	parator falli	ng Edge Int	errupt Prior	ity Control.					
	This bit sets	the priority	of the Fallir	ng Edge Co	mparator in	terrupt.				
	U: Comparat	or interrupt	set to low p							
Bit2	PPACO: Pro	or interrupt arammable	Counter Ar	ray (PCΔ0)	Interrunt Pr	riority Cont	rol			
DILZ.	This bit sets	the priority	of the PCA	0 interrunt	menupri		101.			
	0: PCA0 inte	rrupt set to	low priority	level.						
	1: PCA0 inte	rrupt set to	high priorit	y level.						
Bit1:	PREGO: ADO	C0 Convers	ion Comple	ete Interrupt	Priority Co	ntrol.				
	This bit sets	the priority	of the ADC	0 Conversio	on Complete	e interrupt.				
	0: ADC0 Cor	nversion Co	omplete inte	errupt set to	low priority	level.				
	1: ADC0 Cor	version Co	mplete inte	rrupt set to	high priority	/ level.				
Bit0:	PWADC0: A	DC0 Windo	w Compari	son Interrup	ot Priority Co	ontrol.				
		the priority	of the ADC		omparison	interrupt.				
		idow Comp	arison inter	rupt set to P	ow priority h	evei. Iovol				
		aow comp		1001 301 101	iigii priority					



10.5. External Interrupts

The INTO and INTO external interrupt sources are configurable as active high or low, edge or level sensitive. The INOPL (INTO Polarity) and IN1PL (INTO Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "18.1. Timer 0 and Timer 1" on page 183) select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	INT1 Interrupt				
1	0	Active low, edge sensitive				
1	1	Active high, edge sensitive				
0	0	Active low, level sensitive				
0	1	Active high, level sensitive				

INTO and INTO are assigned to Port pins as defined in the ITO1CF register (see SFR Definition 10.5). Note that INTO and INTO Port pin assignments are independent of any Crossbar assignments. INTO and INTO will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INTO and/or INTO, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBRO (see Section "13.1. Priority Crossbar Decoder" on page 123 for complete details on configuring the Crossbar).

In the typical configuration, the external interrupt pins should be skipped in the crossbar and configured as open-drain with the pin latch set to 1. See Section "13. Port Input/Output" on page 121 for more information.

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT0 external interrupts, respectively. If an INT0 or INT0 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



			D ***	D ***				Description		
Bit7		Bit5	Rit4	Rit2	Bit2		BitO			
Diti	Dito	Dito	DIL4	Dito	DILZ	Ditt	SFR Address	0xF4		
e: Refer	to SFR Definition	n 18.1. "TCO	N: Timer Cont	ol" on page 1	87 for INT0/1	edge- or level	-sensitive interr	upt selection.		
						-				
t 7:	IN1PL: INTO	Polarity								
	0: INTO input	is active lo	DW.							
its 6–4:	IN1SL2-0: II	NT0 Port P	in Selection	Bits						
	These bits select which Port pin is assigned to INTO. Note that this pin assignment is inde-									
	pendent of the Crossbar; INTO will monitor the assigned Port pin without disturbing the									
	peripheral th	at has beel	n assigned	the Port pin	via the C	rossbar. The	e Crossbar w	ill not		
	assign the Port pin to a peripheral if it is configured to skip the selected pin (accomplished by									
	IN1SL2-0		IN I 1 Port Pin							
	000		P0.0							
	001		P0.1							
01			P0.2							
	011		P0.3							
	100		P0.4							
	101		P0.5							
110			P0.6*							
	111		P0.7*							
	Note: Available in the C80151F53x/C8051F53xA parts.									
Bit 3:	INOPL: INTO Polarity									
	0: INTO inter	rupt is activ	ve low.							
ita 2 0.	1: IN I 0 inter	rupt is activ	/e high. Din Solootio	n Dita						
ons 2–0.	These bits se	elect which	Pin Selectio	n bils assigned to	INTO No	te that this r	oin assignme	nt is inde-		
	pendent of th	ne Crossba	r. INTO will	monitor the	assigned	Port pin wit	hout disturbi	ng the		
	peripheral th	at has beer	n assigned	the Port pin	via the C	rossbar. The	e Crossbar w	ill not		
	assign the Po	ort pin to a	peripheral if	it is configu	ired to ski	o the selecte	ed pin (accon	nplished by		
	setting to 1 ti	ne correspo	naing bit in		JSKIP).					
	INOSL	2-0	INT0	Port Pin						
	000			P0.0						
	001			P0.1						
	010			P0.2						
	011			P0.3						
	100			P0.4						
	101			P0.5						
	110		F	P0.6*						
	111		I	P0.7*						



11. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For V_{DD} Monitor and power-on resets, the \overline{RST} pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to Section "14. Oscillators" on page 136 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (Section "19.3. Watchdog Timer Mode" on page 204 details the use of the Watchdog Timer). Program execution begins at location 0x0000.



Figure 11.1. Reset Sources



11.1. Power-On Reset

During power-up, the device is held in a reset state and the \overline{RST} pin is driven low until V_{DD} settles above V_{RST}. V_{DD} ramp time is defined as how fast V_{DD} ramps from 0 V to V_{RST}. An additional delay (T_{PORDelay}) occurs before the device is released from reset. The V_{RST} threshold and T_{PORDelay} are specified in Table 2.8, "Reset Electrical Characteristics," on page 33. Figure 11.2 plots the power-on and V_{DD} monitor reset timing.

Note: Please refer to Section "20.4. VDD Monitors and VDD Ramp Time" on page 212 for definition of V_{RST} and V_{DD} ramp time in older silicon revisions A and B.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset. Both the V_{DD} monitors (VDDMON0 and VDDMON1) are enabled following a power-on reset.





Figure 11.2. Power-On and V_{DD} Monitor Reset Timing


11.2. Power-Fail Reset / V_{DD} Monitors (VDDMON0 and VDDMON1)

C8051F52x-C/F53x-C devices include two V_{DD} monitors: a standard V_{DD} monitor (VDDMON0) and a level-sensitive V_{DD} monitor (VDDMON1). VDDMON0 is primarily intended for setting a higher threshold to allow safe erase or write of Flash memory from firmware. VDDMON1 is used to hold the device in a reset state during power-up and brownout conditions.

Note: VDDMON1 is not present in older silicon revisions A and B. Please refer to Section "20.4. VDD Monitors and VDD Ramp Time" on page 212 for more details.

When a power-down transition or power irregularity causes V_{DD} to drop below V_{RST} , the power supply monitors (VDDMON0 and VDDMON1) will drive the \overline{RST} pin low and hold the CIP-51 in a reset state (see Figure 11.2). When V_{DD} returns to a level above V_{RST} , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V_{DD} dropped below the level required for data retention. If the PORSF flag reads 1, the data may no longer be valid.

VDDMON0 is enabled and is selected as a reset source after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if VDDMON0 is disabled by software, and a software reset is performed, VDDMON0 will still be disabled after that reset.

VDDMON1 is enabled and is selected as a reset source after power-on reset and any other type of reset. There is no register setting that can disable this level-sensitive VDD monitor as a reset source.

To protect the integrity of Flash contents, the V_{DD} monitor (VDDMON0) must be enabled to the higher setting (VDMLVL = '1') and selected as a reset source if software contains routines which erase or write Flash memory. If the V_{DD} monitor is not enabled and set to the higher setting, any erase or write performed on Flash memory will cause a Flash Error device reset.

Note: Please refer to Section "20.5. VDD Monitor (VDDMON0) High Threshold Setting" on page 213 for important notes related to the VDD Monitor high threshold setting in older silicon revisions A and B.

The V_{DD} monitor (VDDMON0) must be enabled before it is selected as a reset source. Selecting the VDDMON0 as a reset source before it is enabled and stabilized may cause a system reset. The procedure for re-enabling the V_{DD} monitor and configuring the V_{DD} monitor as a reset source is shown below:

- 1. Enable the V_{DD} monitor (VDMEN bit in VDDMON = 1).
- Wait for the V_{DD} monitor to stabilize (see Table 2.8 on page 33 for the V_{DD} Monitor turn-on time). Note: This delay should be omitted if software contains routines which write or erase Flash memory.
- 3. Select the V_{DD} monitor as a reset source (PORSF bit in RSTSRC = 1).

See Figure 11.2 for V_{DD} monitor timing; note that the reset delay is not incurred after a V_{DD} monitor reset. See Table 2.8 on page 33 for complete electrical characteristics of the V_{DD} monitor.

Note: Software should take care not to inadvertently disable the V_{DD} Monitor (VDDMON0) as a reset source when writing to RSTSRC to enable other reset sources or to trigger a software reset. All writes to RSTSRC should explicitly set PORSF to '1' to keep the V_{DD} Monitor enabled as a reset source.

11.2.1. VDD Monitor Thresholds and Minimum VDD

The minimum operating digital supply voltage (V_{DD}) is specified as 2.0 V in Table 2.2 on page 27. The voltage at which the MCU is released from reset (V_{RST}) can be as low as 1.65 V based on the V_{DD} Monitor thresholds that are specified in Table 2.8 on page 33. This could allow code execution during the power-up



ramp or during a brownout condition even when V_{DD} is below the specified minimum of 2.0 V. There are two possible ways to handle this transitional period as described below:

If using the on-chip regulator (REG0) at the 2.6 V setting (default), it is recommended that user software set the VDDMON0 threshold to its high setting ($V_{RST-HIGH}$) as soon as possible after reset by setting the VDMLVL bit to 1 in SFR Definition 11.1 (VDDMON). In this typical configuration, no external hardware or additional software routines are necessary to monitor the V_{DD} level.

Note: Please refer to Section "20.5. VDD Monitor (VDDMON0) High Threshold Setting" on page 213 for important notes related to the VDD Monitor high threshold setting in older silicon revisions A and B.

If using the on-chip regulator (REG0) at the 2.1 V setting or if directly driving V_{DD} with REG0 disabled, the user system (software/hardware) should monitor V_{DD} at power-on and also during device operation. The two key parameters that can be affected when V_{DD} < 2.0 V are: internal oscillator frequency (Table 2.11 on page 35) and minimum ADC tracking time (Table 2.3 on page 29).

SFR Definition 11.1. VDDMON: V_{DD} Monitor Control

	Р		Р	P	D	D	D	Report Value
				Reserved	Reserved	Reserved	Reserved	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	0xFF
Bit7:	VDMEN : V_{DI}	_D Monitor E	nable (VDD	DMON0).				
	This bit turns	s the V _{DD} m	nonitor circu	iit on/off. Th	e V _{DD} Moni	itor cannot g	generate sys	stem
	resets until it	is also sel	ected as a i	reset source	e in register	RSTSRC (SFR Definiti	on 11.2).
	The V _{DD} Mo	nitor can be	e allowed to	o stabilize be	efore it is se	elected as a	reset sourc	e. Select-
	ing the V _{DD}	monitor as	s a reset so	ource befor	e it has sta	bilized ma	y generate	a system
	reset. See T	able 2.8 on	page 33 fo	or the minim	um V _{DD} Mo	nitor turn-o	n time.	
	0: V _{DD} Monit	tor Disable	d.					
	1: V _{DD} Monit	tor Enabled	(default).					
Bit6:		DD Status.					0	
	This bit indic	ates the cu	rrent power	supply stat	ius (V _{DD} Mo	onitor outpu	t).	
	0: V _{DD} is at o	or below the	e V _{DD} Moni	tor (VDDMC	DN0) Threst	nold.		
	1: V _{DD} is abo	ove the V _{DI}) Monitor (\	/DDMON0)	I hreshold.			
Bit5:		DD Level Se	elect.					
	0: V _{DD} Monit		JNU) Inres	noid is set t	0 V _{RST-LOW}	(default).	·	
			JNU) Inres	noid is set t	^{O V} RST-HIGH	i. This settir	ng is require	a for any
D:44			de that whit	es lo and/or		ISN.		
BIt4:		evel-sensit	ive v _{DD} ivio			NT). ia alaa aala	atad as a va	aat
	I NIS DIT TURNS	s the v _{DD} m		IIT ON/OTT. IT T	urned on, it	is also sele	ected as a re	set
	or Level-sen	can genera sitivo VDD	Monitor Dis	i reset.				
	1: Level-sen	sitive VDD	Monitor En	abled (defai	ult).			
Bits3–0:	RESERVED	. Read = Va	ariable. Writ	te = don't ca	are.			
* Note: Availa	able only on the	e C8051F52	<-C/F53x-C c	levices				



11.3. External Reset

The external $\overline{\text{RST}}$ pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the $\overline{\text{RST}}$ pin generates a reset; an external pullup and/or decoupling of the $\overline{\text{RST}}$ pin may be necessary to avoid erroneous noise-induced resets. See Table 2.8 on page 33 for complete $\overline{\text{RST}}$ pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

11.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100 μ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read 1, signifying the MCD as the reset source; otherwise, this bit reads 0. Writing a 1 to the MCDRSF bit enables the Missing Clock Detector; writing a 0 disables it. The state of the RST pin is unaffected by this reset.

11.5. Comparator Reset

Comparator0 can be configured as a reset source by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset.

11.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "19.3. Watchdog Timer Mode" on page 204; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The state of the RST pin is unaffected by this reset.

11.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to 1 and a MOVX write operation targets an address above the Lock Byte address.
- A Flash read is attempted above user code space. This occurs when a MOVC operation targets an address above the Lock Byte address.
- A program read is attempted above user code space. This occurs when user code attempts to branch to an address above the Lock Byte address.
- A Flash read, write or erase attempt is restricted due to a Flash security setting (see Section "12.4. Security Options" on page 118).
- A Flash write or erase is attempted while the V_{DD} Monitor (VDDMON0) is disabled or not set to its high threshold setting.

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the RST pin is unaffected by this reset.



Note: Please refer to Section "20.6. Reset Low Time" on page 213 for restrictions on reset low time in older silicon revisions A and B.

11.8. Software Reset

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The state of the $\overline{\text{RST}}$ pin is unaffected by this reset.



SFR Definition 11.2. RSTSRC: Reset Source

R/W	R	R/W	R/W	R	R/W	R/W	R	Reset Value
_	FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	l
							SFR Address:	0xEF
Note: So	ftware should	avoid read	modify wri	te instructio	ns when wri	iting values	to RSTSRC) .
-								
Bit7:	UNUSED. R	ead = 1, Wi	rite = don't	care.				
BIt6:	C Source of	ash Error II	ndicator.	loop rood/w	rito/orooo or	ror		
	1: Source of	last reset w	ias not a Fl ias a Flash	read/write/	erase error	101.		
Bit5 [.]	CORSEF [•] Co	mparator0	Reset Fna	ble and Fla	n 2000 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 N			
Bitto.	0: Read: So	urce of last	reset was i	not Compar	ator0.			
	Write: Co	mparator0 i	s not a res	et source.				
	1: Read: So	urce of last	reset was	Comparator	0.			
	Write: Co	mparator0 i	s a reset s	ource (activ	e-low).			
Bit4:	SWRSF: So	ftware Rese	et Force an	d Flag.				
	0: Read: So	urce of last	reset was i	not a write t	o the SWRS	SF bit.		
	Write: No	Effect.	recetures.	a vurrita ta tla		:4		
	Write: For	urce or last	reset was a	a while to th	e Swrsf d	11.		
Bit3		latchdog Ti	mer Reset	Flan				
Dito.	0: Source of	last reset w	as not a W	/DT timeout				
	1: Source of	last reset w	as a WDT	timeout.	•			
Bit2:	MCDRSF: M	lissing Cloc	k Detector	Flag.				
	0: Read: So	urce of last	reset was i	not a Missin	g Clock Det	ector timec	out.	
	Write: Mis	ssing Clock	Detector d	isabled.				
	1: Read: So	urce of last	reset was a	a Missing C	lock Detecto	or timeout.		
	write: Mis	Sing Clock	Detector e	nabled; trig	gers a reset	if a missing	д сюск сопа	ition is
Rit1		ver-On Res	et Force ar	nd Flag				
Ditt.	This bit is se	t anvtime a	power-on	reset occurs	s. Writina thi	s bit enable	es/disables t	he Voo
	monitor (VDI	DMON0) as	a reset so	urce. Note:	writing 1 to	o this bit b	efore the V	moni-
	tor is enable	ed and stal	bilized may	v cause a s	vstem rese	t. See reai	ster VDDMC	N (SFR
	Definition 11	.1)		,	,			(
	0: Read: Las	st reset was	not a pow	er-on or V _D	_D monitor re	set.		
	Write: V _D	_D monitor (۱	/DDMON0) is not a re	set source.			
	1: Read: Las	st reset was	a power-o	n or V _{DD} m	onitor reset;	all other re	eset flags inc	letermi-
	nate.						-	
	Write: V_D	_D monitor (۱	DDMON0) is a reset :	source.			
Bit0:	PINRSF: HV	V Pin Reset	Flag.	_				
	0: Source of	last reset w	as not RS	T pin.				
	1: Source of	last reset w	/as RST pii	n.				



12. Flash Memory

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system through the C2 interface or by software using the MOVX write instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operations is not required. Code execution is stalled during Flash write/erase operations. Refer to Table 2.9 on page 34 for complete Flash memory electrical characteristics.

12.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Laboratories or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see Section "21. C2 Interface" on page 215.

To protect the integrity of Flash contents, the V_{DD} monitor must be enabled to the higher setting (VDMLVL = '1') and selected as a reset source if software contains routines which erase or write Flash memory. If the V_{DD} monitor is not enabled, any erase or write performed on Flash memory will cause a Flash Error device reset. See Section "11.2. Power-Fail Reset / VDD Monitors (VDDMON0 and VDD-MON1)" on page 109 for more information regarding the VDD monitor and the high threshold setting.

The V_{DD} monitor must be enabled before it is selected as a reset source. Selecting the V_{DD} monitor as a reset source before it is enabled and stabilized may cause a system reset. The procedure for reenabling the V_{DD} monitor and configuring the V_{DD} monitor as a reset source is shown below:

- 1. Enable the V_{DD} monitor (VDMEN bit in VDDMON = 1).
- Wait for the V_{DD} monitor to stabilize (see Table 2.8 on page 33 for the V_{DD} Monitor turn-on time). Note: This delay should be omitted if software contains routines which write or erase Flash memory.
- 3. Select the V_{DD} monitor as a reset source (PORSF bit in RSTSRC = 1).

Note: 8-bit MOVX instructions cannot be used to erase or write to Flash memory at addresses higher than 0x00FF.

Important Note: For –I (industrial Grade) parts, flash should be programmed (erase/write) at a minimum temperature of 0 °C for reliable flash operation across the entire temperature range of –40 to +125 °C. This minimum programming temperature does not apply to –A (Automotive Grade) parts.

12.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in SFR Definition 12.2.



12.1.2. Flash Erase Procedure

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory); and (2) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. **A byte location to be programmed should be erased before a new value is written.** The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- 1. Disable interrupts (recommended).
- 2. Write the first key code to FLKEY: 0xA5.
- 3. Write the second key code to FLKEY: 0xF1.
- 4. Set the PSEE bit (register PSCTL).
- 5. Set the PSWE bit (register PSCTL).
- 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.
- 7. Clear the PSWE and PSEE bits.
- 8. Re-enable interrupts.
- 12.1.3. Flash Write Procedure

Flash bytes are programmed by software with the following sequence:

- 1. Disable interrupts.
- 2. Write the first key code to FLKEY: 0xA5.
- 3. Write the second key code to FLKEY: 0xF1.
- 4. Set the PSWE bit (register PSCTL).
- 5. Clear the PSEE bit (register PSCTL).
- 6. Using the MOVX instruction, write a single data byte to the desired location within the 512-byte sector.
- 7. Clear the PSWE bit.
- 8. Re-enable interrupts.

Steps 2–7 must be repeated for each byte to be written. After Flash writes are complete, PSWE should be cleared so that MOVX instructions do not target program memory.



12.2. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of V_{DD} , system clock frequency, or temperature. This accidental execution of Flash modifying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

The following guidelines are recommended for any system which contains routines which write or erase Flash from code.

12.2.1. V_{DD} Maintenance and the V_{DD} monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- 2. Make certain that the maximum V_{DD} ramp time specification (if applicable) is met. See Section 20.4 on page 212 for more details on V_{DD} ramp time. If the system cannot meet this ramp time specification, then add an external V_{DD} brownout circuit to the \overrightarrow{RST} pin of the device that holds the device in reset until V_{DD} reaches the minimum specified V_{DD} and re-asserts \overrightarrow{RST} if V_{DD} drops belowthat level. V_{DD} (min) is specified in Table 2.2 on page 27.
- 3. Enable the on-chip V_{DD} monitor (VDDMON0) and enable it as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For C-based systems, this will involve modifying the startup code added by the C compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the V_{DD} monitor (VDDMON0) and enabling it as a reset source. Code examples showing this can be found in "AN201: Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 4. As an added precaution, explicitly enable the V_{DD} monitor (VDDMON0) and enable the V_{DD} monitor as a reset source inside the functions that write and erase Flash memory. The V_{DD} monitor enable instructions should be placed just after the instruction to set PSWE to a 1, but before the Flash write or erase operation instruction.
- Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct. "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a 1. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.

12.2.2. PSWE Maintenance

- 1. Reduce the number of places in code where the PSWE bit (PSCTL.0) is set to a 1. There should be exactly one routine in code that sets PSWE to a 1 to write Flash bytes and one routine in code that sets PSWE and PSEE both to a 1 to erase Flash pages.
- Minimize the number of variable accesses while PSWE is set to a 1. Handle pointer address updates and loop variable maintenance outside the "PSWE = 1;... PSWE = 0;" area. Code examples showing this can be found in "AN201: Writing to Flash from Firmware," available from the Silicon Laboratories web site.
- 3. Disable interrupts prior to setting PSWE to a 1 and leave them disabled until after PSWE has been reset to '0'. Any interrupts posted during the Flash write or erase operation will be serviced in priority order after the Flash operation has been completed and interrupts have been re-enabled by software.
- Make certain that the Flash write and erase pointer variables are not located in XRAM. See your compiler documentation for instructions regarding how to explicitly locate variables in different memory areas.



5. Add address bounds checking to the routines that write or erase Flash memory to ensure that a routine called with an illegal address does not result in modification of the Flash.

12.2.3. System Clock

- 1. If operating from an external crystal, be advised that crystal performance is susceptible to electrical interference and is sensitive to layout and to changes in temperature. If the system is operating in an electrically noisy environment, use the internal oscillator or use an external CMOS clock.
- 2. If operating from the external oscillator, switch to the internal oscillator during Flash write or erase operations. The external oscillator can continue to run, and the CPU can switch back to the external oscillator after the Flash operation has completed.

Additional Flash recommendations and example code can be found in application note "AN201: Writing to Flash from Firmware," available from the Silicon Laboratories website.



12.3. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.

Note: See Section "12.1. Programming The Flash Memory" on page 114 for minimum V_{DD} and temperature requirements for flash erase and write operations.

12.4. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to 1 before software can modify the Flash memory; both PSWE and PSEE must be set to 1 before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where n is the 1's complement number represented by the Security Lock Byte. Note that the page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are 1) and locked when any other Flash pages are locked (any bit of the Lock Byte is 0). See example below.

Security Lock Byte: 1's Complement:	1111101b 00000010b
Flash pages locked:	3 (First two Flash pages + Lock Byte Page)
Addresses locked:	0x0000 to 0x03FF (first two Flash pages) 0x1C00 to 0x1DFF in 'F520/0A/1/1A and 'F530/0A/1/1A 0x0C00 to 0x0FFF in 'F523/3A/4/4A and 'F533/3A/4/4A and 0x0600 to 0x07FF in 'F526/6A/7/7A and 'F536/6A/7/7A







The level of Flash security depends on the Flash access method. The three Flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. Table 12.1 summarizes the Flash security features of the 'F52x/'F52xA/'F53xA devices.

Action	C2 Debug	User Firmware executing from:				
	Interface	an unlocked page	a locked page			
Read, Write or Erase unlocked pages (except page with Lock Byte)	Permitted	Permitted	Permitted			
Read, Write or Erase locked pages (except page with Lock Byte)	Not Permitted	Flash Error Reset	Permitted			
Read or Write page containing Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted			
Read or Write page containing Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted			
Read contents of Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted			
Read contents of Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted			
Erase page containing Lock Byte (if no pages are locked)	Permitted	Flash Error Reset	Flash Error Reset			
Erase page containing Lock Byte—Unlock all pages (if any page is locked)	C2 Device Erase Only	Flash Error Reset	Flash Error Reset			
Lock additional pages (change 1s to 0s in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset			
Unlock individual pages (change 0s to 1s in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset			
Read, Write or Erase Reserved Area	Not Permitted	Flash Error Reset	Flash Error Reset			

Table 12.1. Flash Security Summary

C2 Device Erase—Erases all Flash pages including the page containing the Lock Byte. Flash Error Reset—Not permitted; Causes Flash Error Device Reset (FERROR bit in RSTSRC is 1 after reset).

- All prohibited operations that are performed via the C2 interface are ignored (do not cause device reset).

- Locking any Flash page also locks the page containing the Lock Byte.

- Once written to, the Lock Byte cannot be modified except by performing a C2 Device Erase.

- If user code writes to the Lock Byte, the Lock does not take effect until the next device reset.



SFR Definition 12.1. PSCTL: Program Store R/W Control

R	R	R	R	R	R	R/W	R/W	Reset Value
_			—	—	—	PSEE	PSWE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address	: 0x8F
Bits7–2: Bit1: Bit0:	UNUSED: R PSEE: Progr Setting this b to be erased Flash memo tion address 0: Flash prog 1: Flash prog PSWE: Prog Setting this b write instruct 0: Writes to F 1: Writes to F 1: Writes to F	ead = 0000 ram Store E bit (in comb . If this bit i ry using the ed by the M gram memo gram memo gram Store ' bit allows w ion. The FI Flash progr Flash progr	000b, Write Erase Enabl ination with s logic 1 an MOVX instru- ory erasure ory erasure Write Enabl riting a byte ash locatior am memory am memory	= don't care e PSWE) allo d Flash writ truction will iction. The v disabled. e anabled. e of data to t n should be / disabled. / enabled; th	e. wws an entir es are enal erase the e value of the he Flash pr erased befo ne MOVX w	e page of F bled (PSWE entire page data byte v ogram mer ore writing o vrite instruc	lash prograi E is logic 1), that contain vritten does nory using t data. tion targets	m memory a write to s the loca- not matter. he MOVX Flash
Note: See	Section "12.1. requirements	Programmir for flash eras	ng The Flash se and write	Memory" on operations.	page 114 for	r minimum V	_{DD} and tempe	erature

SFR Definition 12.2. FLKEY: Flash Lock and Key



Rev. 1.7



13. Port Input/Output

Digital and analog resources are available through up to 16 I/O pins. Port pins are organized as two or one byte-wide Ports. Each of the Port pins can be defined as general-purpose I/O (GPIO) or analog input/out-put; Port pins P0.0 - P2.7 can be assigned to one of the internal digital resources as shown in Figure 13.3. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the peripheral priority order of the Priority Decoder (Figure 13.3 and Figure 13.4). The registers XBR0 and XBR1, defined in SFR Definition 13.1 and SFR Definition 13.2, are used to select internal digital functions.

Port I/O pins are 5.25 V tolerant over the operating range of V_{REGIN} . Figure 13.2 shows the Port cell circuit. The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1). Complete Electrical Specifications for Port I/O are given in Table 2.10 on page 34.



Figure 13.1. Port I/O Functional Block Diagram





Figure 13.2. Port I/O Cell Block Diagram



13.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 13.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which will be assigned to pins P0.4 and P0.5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.



Note: 4-Wire SPI Only.

Figure 13.3. Crossbar Priority Decoder with No Pins Skipped (TSSOP 20 and QFN 20)

Important Note on Crossbar Configuration: If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to P1.0 and/or P0.7 (F53x/F53xA) or P0.2 and/or P0.3 (F52x/F52xA) for the external oscillator, P0.0 for V_{REF}, P1.2 (F53x/F53xA) or P0.5



(F52x/F52xA) for the external CNVSTR signal, and any selected ADC or comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 13.3 shows the Crossbar Decoder priority with no Port pins skipped (P0SKIP, P1SKIP); Figure 13.4 shows the Crossbar Decoder priority with the XTAL1 (P1.0) and XTAL2 (P1.1) pins skipped (P1SKIP = 0x03).

Important Note on UART Pins: On C8051F52xA/F52x-C/F53xA/F53x-C devices, the UART pins must be skipped if the UART is enabled in order for peripherals to appear on port pins beyond the UART on the crossbar. For example, with the SPI and UART enabled on the crossbar with the SPI on P1.0-P1.3, the UART pins must be skipped using P0SKIP for the SPI pins to appear correctly.

		P0							P1							
SF Signals TSSOP 20 and QFN 20	REF							KTAL1	KTAL2		CNVSTR					
Pin I/O	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
TX0											C80	51F	53xA	VF5	3x-C	
RX0												d	evice	es		
TX0											<u></u>	540	E24	davi		
RX0	1										Col	51F	53X	uevi	ces	
SCK																
MISO																
MOSI																
NSS*	1															
LIN-TX																
LIN-RX																
CP0																
CP0A																
SYSCLK																
CEX0																
CEX1																
CEX2																
ECI																
то																
T1																
	0	0 P	0 0SK	0 IP[0	0 :7] =	0 = 0x	0 80	1	1	0 P	0 1SK	0 IP[0	0 :7] =	0 = 0x	0 01	0

SF Signals	Special Function Signals are not assigned by the crossbar.
	When these signals are enabled, the Crossbar must be manually configured
	to skip their corresponding port pins.

Note: 4-Wire SPI Only.

Figure 13.4. Crossbar Priority Decoder with Crystal Pins Skipped (TSSOP 20 and QFN 20)



SF Signals DFN10	VREF		XTAL1	XTAL2		CNVSTR	
Pin I/O	0	1	2	3	4	5	
ТХ0							C8051F52xA/F52x-C
RX0							devices
ТХ0							C2051E52x dovinos
RX0]						COUSTI SZX devices
SCK							
MISO							
MOSI]						
NSS*	1						
LIN-TX							
LIN_RX							
CP0							
CP0A							
SYSCLK							
CEX0							
CEX1							
CEX2	1						
ECI							
то							
T1							
	0	0	0	0	0	0	
		P	osk	IP[0	:5]		

Note: 4-Wire SPI Only.

Figure 13.5. Crossbar Priority Decoder with No Pins Skipped (DFN 10)



			F	2 0		
SF Signals DFN 10	VREF		XTAL1	XTAL2	CNVSTR	
pin I/o	0	1	2	3	4 5	
ТХ0						C8051F52xA/F52x-C
RX0						devices
TX0						C9051E52x dovices
RX0						COUSTF32X devices
SCK					_	
MISO						
MOSI						
NSS*						
LIN-TX						
LIN-RX						
CP0						
CP0A						
SYSCLK						
CEX0						
CEX1						
CEX2						
ECI						
то						
T1						
	0 P	1 0SK	1 IP[0	0):5] =	00 = 0x06	
	Por	t pir	n pot	entia	ally assi	_ gnable to peripheral
SF Signals	Spe	ecial	Fur	nctio	n Signa	Is are not assigned by the crossbar.
	Wh	en t	hese	e sig	inals are	e enabled, the Crossbar must be manually confi
	to s	kip 1	their	cor	respond	ding port pins.

Note: 4-Wire SPI Only.

Figure 13.6. Crossbar Priority Decoder with Some Pins Skipped (DFN 10)

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.3 or P0.4*; UART RX0 is always assigned to P0.4 or P0.5*. Standard Port I/Os appear contiguously starting at P0.0 after prioritized functions and skipped pins are assigned.

Note: Refer to Section "20. Device Specific Behavior" on page 211.



Important Note: The SPI can be operated in either 3-wire or 4-wire modes, depending on the state of the NSSMD1–NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.

13.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (PnMDOUT).
- 3. Select any pins to be skipped by the I/O Crossbar using the Port Skip registers (PnSKIP).
- 4. Assign Port pins to desired peripherals using the XBRn registers.
- 5. Enable the Crossbar (XBARE = 1).

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pullup, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however, this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a 1 indicates a digital input, and a 0 indicates an analog input. All pins default to digital inputs on reset. See SFR Definition 13.4 for the PnMDIN register details.

Important Note: Port 0 and Port 1 pins are 5.25 V tolerant across the operating range of V_{REGIN}.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. When the WEAKPUD bit in XBR1 is 0, a weak pullup is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pullup is turned off on an output that is driving a 0 and for pins configured for analog input mode to avoid unnecessary power dissipation.

Registers XBR0 and XBR1 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 to 1 enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table.

The Crossbar must be enabled to use Port pins as standard Port I/O in output mode. **Port output drivers** are disabled while the Crossbar is disabled.



SFR Definition 13.1. XBR0: Port I/O Crossbar Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CP0AE	CP0E	SYSCKE	LINE	SPI0E	URT0E	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR Address:	0xE1
Bit7–6:	RESERVED	. Read = 00)b; Must wr	ite 00b.				
Bit5:	CP0AE: Cor	nparator0 A	synchrono	us Output Ei	nable			
	0: Asynchror	nous CP0 u	navailable	at Port pin.				
	1: Asynchror	nous CP0 re	outed to Po	ort pin.				
Bit4:	CP0E: Com	parator0 Ou	itput Enabl	e				
	0: CP0 unav	ailable at P	ort pin.					
	1: CP0 route	ed to Port pi	n.					
Bit3:	SYSCKE: /S	SYSCLK Ou	tput Enable	e				
	0: /SYSCLK	unavailable	e at Port pir	າ.				
	1: /SYSCLK	output rout	ed to Port p	oin.				
Bit2:	LINE. Lin Ou	utput Enable	e					
Bit1:	SPICE: SPIT	/O Enable						
	0: SPI I/O ur	available a	t Port pins.					
D:40	1: SPI I/O ro	uted to Por	t pins. Note	e that the SP	I can be as	signed eith	er 3 or 4 GP	IO pins.
BItu:			out Enable	_				
			e at Port pil	ן. הייים (DD 2 היי		(DO 4 and [70 E) *	
	T: UART IX	0, RX0 rout	ed to Port p	bins (P0.3 ar	10 PU.4) or	(P0.4 and F	-0.5)."	
	r to Soction "20	Dovino Eng		or" on hogo O	11			
Note: Rele		. Device Spe	cinc Benavi	or on page 2	11.			



SFR Definition 13.2. XBR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	JD XBARE	T1E	TOE	ECIE	Reserved	PC	AOME	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0xE2
Bit7:	WEAKPUD:	Port I/O We	eak Pullup	Disable.				
	0: Weak Pull	ups enable	d (except fo	or Ports wh	ose I/O are	configured	l as analog	input).
-	1: Weak Pull	ups disable	d.					
Bit6:	XBARE: Cro	ssbar Enab	le.					
	U: Crossbar o	lisabled.						
Bit5	T. CIUSSDAI &	hle						
Dito.	0: T1 unavail	able at Por	t pin.					
	1: T1 routed	to Port pin.	- P					
Bit4:	T0E : T0 Ena	ble .						
	0: T0 unavail	able at Por	t pin.					
	1: T0 routed	to Port pin.						
Bit3:	ECIE: PCA0	External Co	ounter Inpu	t Enable				
	0: ECI unava	llable at Po	rt pin.					
Bit2.	Personal M	l lo Port pin Iust Write O	h					
Bits1_0			u. I/O Enable	Bits				
		/O unavaila	ble at Port	pins.				
	01: CEX0 rou	uted to Port	pin.	F				
	10: CEX0, C	EX1 routed	to Port pin	s.				
	11: CEX0, CI	EX1, CEX2	routed to F	Port pins.				

13.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports P0–P1 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions that target a Port Latch register as the destination. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the latch register (not the pin) is read, modified, and written back to the SFR.



In addition to performing general purpose I/O, P0 and P1 can generate a port match event if the logic levels of the Port's input pins match a software controlled value. A port match event is generated if (P0 & P0MASK) does not equal (P0MATCH & P0MASK) or if (P1 & P1MASK) does not equal (P1MATCH & P1MASK). This allows Software to be notified if a certain change or pattern occurs on P0 or P1 input pins regardless of the XBRn settings. A port match event can cause an interrupt if EMAT (EIE2.1) is set to 1 or cause the internal oscillator to awaken from SUSPEND mode. See Section "14.1.1. Internal Oscillator Suspend Mode" on page 137 for more information.

SFR Definition 13.3. P0: Port0

5.44	D 444	544	5444	5444	D 4 4 4	D 444	D / / /	D
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address:	0x80
Bits7–0:	P0.[7:0] Write - Outp 0: Logic Low 1: Logic Higl Read - Alwa pin when con 0: P0.n pin is 1: P0.n pin is	ut appears o / Output. h Output (hi ys reads 0 i nfigured as s logic low. s logic high.	on I/O pins gh impedar f selected a digital inpu	per Crossb nce if corres as analog in t.	ar Registers ponding P0 put in regist	s.)MDOUT.n ter P0MDIN	bit = 0). I. Directly re	ads Port

SFR Definition 13.4. P0MDIN: Port0 Input Mode





SFR Definition 13.5. P0MDOUT: Port0 Output Mode



SFR Definition 13.6. P0SKIP: Port0 Skip





SFR Definition 13.7. P0MAT: Port0 Match



SFR Definition 13.8. P0MASK: Port0 Mask





SFR Definition 13.9. P1: Port1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address:	0x90
Bits7–0∶	P1.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alway pin when cor 0: P1.n pin is 1: P1.n pin is	ut appears o Output. n Output (hi ys reads 0 i nfigured as s logic low. s logic high	on I/O pins igh impedar if selected a digital input	per Crossb nce if corres is analog in t.	ar Registers ponding P1 put in regist	s. IMDOUT.n ter P1MDIN	bit = 0). I. Directly re	ads Port

SFR Definition 13.10. P1MDIN: Port1 Input Mode





SFR Definition 13.11. P1MDOUT: Port1 Output Mode



SFR Definition 13.12. P1SKIP: Port1 Skip





SFR Definition 13.13. P0SKIP: Port0 Skip



SFR Definition 13.14. P1MAT: Port1 Match



SFR Definition 13.15. P1MASK: Port1 Mask





14. Oscillators

C8051F52x/F52xA/F53x/F53xA devices include a programmable internal oscillator, an external oscillator drive circuit. The internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 14.1. The system clock (SYSCLK) can be derived from the internal oscillator, external oscillator circuit. Oscillator electrical specifications are given in Table 2.11 on page 35.



Figure 14.1. Oscillator Diagram

14.1. Programmable Internal Oscillator

All C8051F52x/53x devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be programmed via the OSCICL and OSCIFIN registers, shown in SFR Definition 14.2 and SFR Definition 14.3. On C8051F52x/53x devices, OSCICL and OSCIFIN are factory calibrated to obtain a 24.5 MHz frequency.

Electrical specifications for the precision internal oscillator are given in Table 2.11 on page 35. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, 8, 16, 32, 64, or 128 as defined by the IFCN bits in register OSCICN. The divide value defaults to 128 following a reset.



14.1.1. Internal Oscillator Suspend Mode

When software writes a logic 1 to SUSPEND (OSCICN.5), the internal oscillator is suspended. If the system clock is derived from the internal oscillator, the input clock to the peripheral or CIP-51 will be stopped until one of the following events occur:

- Port 0 Match Event.
- Port 1 Match Event.
- Comparator 0 enabled and output is logic 0.

When one of the internal oscillator awakening events occur, the internal oscillator, CIP-51, and affected peripherals resume normal operation, regardless of whether the event also causes an interrupt. The CPU resumes execution at the instruction following the write to SUSPEND.

Note: Please refer to Section "20.7. Internal Oscillator Suspend Mode" on page 213 for a note about suspend mode in older silicon revisions.



SFR Definition 14.1. OSCICN: Internal Oscillator Control

R/W	R/W	R/W	R	R	R/W	R/W	R/W	Reset Value			
IOSCEN	1 IOSCEN0	SUSPEND	IFRDY		IFCN2	IFCN1	IFCN0	11000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
							SFR Address	: 0xB2			
Bits7–6:	IOSCEN[1:0]: Internal O	scillator Er	nable Bits.							
	00: Oscillator Disabled.										
	01: Reserved.										
	10: Reserved.										
DitE	TT: Uscillator Enabled in Normal Mode and Disabled in Suspend Mode.										
DILJ.	Sotting this hit to logic 1 places the internal assillator in SUSPEND made. The internal assil										
	lator resumes operation when one of the SUSPEND mode awakening events occur										
Bit4 [.]	IFRDY: Internal Oscillator Frequency Ready Flag										
2	0: Internal Oscillator is not running at programmed frequency.										
	1: Internal O	1: Internal Oscillator is running at programmed frequency.									
Bit3:	UNUSED. Read = 0b, Write = don't care.										
Bits2–0:	IFCN2-0: Internal Oscillator Frequency Control Bits.										
	000: SYSCLK derived from Internal Oscillator divided by 128 (default).										
	001: SYSCL	K derived fro	m Internal	Oscillator	divided by (64.					
	010: SYSCL	K derived fro	m Internal	Oscillator	divided by 3	32.					
	011: SYSCL	K derived fro	m Internal	Oscillator of	divided by	16.					
	100: SYSCL	K derived fro	m Internal	Oscillator	divided by a	8. 1					
	101. STSCL	K derived fro	m Internal		divided by '	4. ว					
	111 SYSCL	K derived fro	m Internal	Oscillator (divided by 1	∠. 1					
			miniterilai		in the by						



SFR Definition 14.2. OSCICL: Internal Oscillator Calibration



SFR Definition 14.3. OSCIFIN: Internal Fine Oscillator Calibration





14.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 14.1. A 10 M Ω resistor also must be wired across the XTAL1 and XTAL2 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 14.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 14.4. OSCXCN: External Oscillator Control).

Important Note on External Oscillator Usage: Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.7 and P1.0 ('F53x/'F53xA) or P0.2 and P0.3 ('F52x/'F52xA) are used as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P1.0 ('F53x/'F53xA) or P0.3 ('F52x/'F52xA) is used as XTAL2. The Port I/O Crossbar should be configured to skip the Port pins used by the oscillator circuit; see Section "13.1. Priority Crossbar Decoder" on page 123 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as **analog inputs**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "13.2. Port I/O Initial-ization" on page 127 for details on Port input mode selection.

14.2.1. Clocking Timers Directly Through the External Oscillator

The external oscillator source divided by eight is a clock option for the timers (Section "18. Timers" on page 183) and the Programmable Counter Array (PCA) (Section "19. Programmable Counter Array (PCA0)" on page 196). When the external oscillator is used to clock these peripherals, but is not used as the system clock, the external oscillator frequency must be less than or equal to the system clock frequency. In this configuration, the clock supplied to the peripheral (external oscillator / 8) is synchronized with the system clock; the jitter associated with this synchronization is limited to ±0.5 system clock cycles.

14.2.2. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 14.4. For example, a 12 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- 1. Configure XTAL1 and XTAL2 pins by writing 1 to the port latch.
- 2. Configure XTAL1 and XTAL2 as analog inputs.
- 3. Enable the external oscillator.
- 4. Wait at least 1 ms.
- 5. Poll for XTLVLD => 1.
- 6. Switch the system clock to the external oscillator.

Note: Tuning-fork crystals may require additional settling time before XTLVLD returns a valid result.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.



Note: The load capacitance depends upon the crystal and the manufacturer. Please refer to the crystal data sheet when completing these calculations.

The equation for determining the load capacitance for two capacitors is:

$$C_L = \frac{C_A \times C_B}{C_A + C_B} + C_S$$

Where:

 C_A and C_B are the capacitors connected to the crystal leads.

 C_S is the total stray capacitance of the PCB.

The stray capacitance for a typical layout where the crystal is as close as possible to the pins is 2–5 pF per pin.

If C_A and C_B are the same (C), then the equation becomes:

$$C_L = \frac{C}{2} + C_S$$

For example, a tuning-fork crystal of 32 kHz with a recommended load capacitance of 12.5 pF should use the configuration shown in Figure 14.1, Option 1. With a stray capacitance of 3 pF per pin (6 pF total), the 13 pF capacitors yield an equivalent capacitance of 12.5 pF across the crystal, as shown in Figure 14.2.



Figure 14.2. 32 kHz External Crystal Example

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.



14.2.3. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

f = 1.23(10³) / RC = 1.23(10³) / [246 x 50] = 0.1 MHz = 100 kHz

Referring to the table in SFR Definition 14.4, the required XFCN setting is 010b. Programming XFCN to a higher setting in RC mode will improve frequency accuracy at a slightly increased external oscillator supply current.

14.2.4. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 14.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the frequency of oscillation and calculate the capacitance to be used from the equations below. Assume $V_{DD} = 2.1 \text{ V}$ and f = 75 kHz:

 $f = KF / (C \times V_{DD})$

0.075 MHz = KF / (C x 2.1)

Since the frequency of roughly 75 kHz is desired, select the K Factor from the table in SFR Definition 14.4 as KF = 7.7:

0.075 MHz = 7.7 / (C x 2.1)

C x 2.1 = 7.7 / 0.075 MHz

C = 102.6 / 2.0 pF = 51.3 pF

Therefore, the XFCN value to use in this example is 010b.



SFR Definition 14.4. OSCXCN: External Oscillator Control

XTLVLDXOSCMD2XOSCMD1XOSCMD0ReservedXFCN2XFCN1XFCN00Bit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0SFR Address:Bit7XTLVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = 11x.) 0: Crystal Oscillator is unused or not yet stable. 1: Crystal Oscillator is running and stable.Bits6-4: XOSCMD2-0: External Oscillator Mode Bits. 00x: External Oscillator circuit off. 010: External CMOS Clock Mode. 011: External CMOS Clock Mode. 101: Capacitor Oscillator Mode. 101: Crystal Oscillator Mode. 111: Crystal Oscillator Frequency Control Bits. 000-111: See table below:XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD K Factor = 000MODf ≤ 20 kHzf ≤ 25 kHzK Factor = 6 001000f ≤ 20 kHzf ≤ 25 kHzK Factor = 6 001	0000000 0xB1									
Bit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0SFR Address:Bit7XTLVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = 11x.) 0: Crystal Oscillator is unused or not yet stable. 1: Crystal Oscillator is running and stable.Bits6-4: XOSCMD2-0: External Oscillator Mode Bits. 00x: External Oscillator circuit off. 	0xB1									
SFR Address: Bit7: XTLVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = 11x.) 0: Crystal Oscillator is unused or not yet stable. 1: Crystal Oscillator is running and stable. Bits6-4: XOSCMD2-0: External Oscillator Mode Bits. 00x: External Oscillator circuit off. 010: External CMOS Clock Mode. 011: External CMOS Clock Mode. 101: Capacitor Oscillator Mode. 101: Capacitor Oscillator Mode. 101: Crystal Oscillator Mode. 111: Crystal Oscillator Mode with divide by 2 stage. Bit3: RESERVED. Read = 0b; Must write 0b. Bits2-0: XFCN2-0: External Oscillator Frequency Control Bits. 000-111: See table below: Viscounce of stable sta	0xB1									
Bit7:XTLVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = 11x.) 0: Crystal Oscillator is unused or not yet stable. 1: Crystal Oscillator is running and stable.Bits6-4:XOSCMD2-0: External Oscillator Mode Bits. 00x: External Oscillator circuit off. 010: External CMOS Clock Mode. 011: External CMOS Clock Mode with divide by 2 stage. 100: RC Oscillator Mode. 101: Capacitor Oscillator Mode. 111: Crystal Oscillator Mode with divide by 2 stage.Bit3:RESERVED. Read = 0b; Must write 0b. Bits2-0: XFCN2-0: External Oscillator Frequency Control Bits. 000-111: See table below:XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD K Factor = 001000f < 20 kHz										
Bit7:XTLVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = TTX.) 0: Crystal Oscillator is unused or not yet stable. 1: Crystal Oscillator is running and stable.Bits6-4:XOSCMD2-0: External Oscillator Mode Bits. 00x: External Oscillator circuit off. 010: External CMOS Clock Mode. 011: External CMOS Clock Mode with divide by 2 stage. 100: RC Oscillator Mode. 101: Capacitor Oscillator Mode. 110: Crystal Oscillator Mode. 111: Crystal Oscillator Mode with divide by 2 stage.Bit3:RESERVED. Read = 0b; Must write 0b. Bits2-0: XFCN2-0: External Oscillator Frequency Control Bits. 000-111: See table below:XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD K Factor = 00120 kHz < f < 58 kHz										
Indused of Not yet stable.1: Crystal Oscillator is running and stable.Bits6-4: XOSCMD2-0: External Oscillator Mode Bits.00x: External Oscillator circuit off.010: External CMOS Clock Mode.011: External CMOS Clock Mode with divide by 2 stage.100: RC Oscillator Mode.101: Capacitor Oscillator Mode.110: Crystal Oscillator Mode.111: Crystal Oscillator Mode with divide by 2 stage.Bit3: RESERVED. Read = 0b; Must write 0b.Bit52-0: XFCN2-0: External Oscillator Frequency Control Bits.000-111: See table below:XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD0001 < 20 kHz1 < 20 kHz <th colspan="10">XILVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = 11X.)</th>	XILVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = 11X.)									
Bits6-4:XOSCMD2-0: External Oscillator Mode Bits. 00x: External Oscillator circuit off. 010: External CMOS Clock Mode. 011: External CMOS Clock Mode with divide by 2 stage. 100: RC Oscillator Mode. 101: Capacitor Oscillator Mode. 110: Crystal Oscillator Mode. 111: Crystal Oscillator Mode with divide by 2 stage.Bit3:RESERVED. Read = 0b; Must write 0b. Bits2-0:Bit3:RESERVED. Read = 0b; Must write 0b. Bits2-0:With Crystal Oscillator Frequency Control Bits. 000-111: See table below:XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD K Factor = 001000f < 20 kHz										
00x: External Oscillator circuit off. 010: External CMOS Clock Mode. 011: External CMOS Clock Mode with divide by 2 stage. 100: RC Oscillator Mode. 101: Capacitor Oscillator Mode. 110: Crystal Oscillator Mode. 111: Crystal Oscillator Mode with divide by 2 stage.Bit3:RESERVED. Read = 0b; Must write 0b. Bits2–0: XFCN2–0: External Oscillator Frequency Control Bits. 000-111: See table below: $XFCN$ Crystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD K Factor = 001000f ≤ 20 kHzf ≤ 25 kHzK Factor = K Factor =	XOSCMD2–0 : External Oscillator Mode Bits.									
010: External CMOS Clock Mode. 011: External CMOS Clock Mode with divide by 2 stage. 100: RC Oscillator Mode. 101: Capacitor Oscillator Mode. 110: Crystal Oscillator Mode. 111: Crystal Oscillator Mode with divide by 2 stage. Bit3: RESERVED. Read = 0b; Must write 0b. Bits2–0: XFCN2–0: External Oscillator Frequency Control Bits. 000-111: See table below: $\frac{\text{XFCN} \text{Crystal (XOSCMD = 11x)} \text{RC (XOSCMD = 10x)} \text{C (XOSCMD}}{\text{MC (XOSCMD = 10x)} \text{C (XOSCMD = 10x)}}{\text{MC (XOSCMD = 10x)} \text{K Factor = 10x}}{\text{MC (XOSCMD = 10x)} \text{K Factor = 10x}}{MC $	00x: External Oscillator circuit off.									
011: External CMOS Clock Mode with divide by 2 stage.100: RC Oscillator Mode.101: Capacitor Oscillator Mode.110: Crystal Oscillator Mode.111: Crystal Oscillator Mode with divide by 2 stage.Bit3: RESERVED. Read = 0b; Must write 0b.Bit3: RESERVED. Read = 0b; Must write 0b.Bit3: RESERVED. Read = 0b; Must write 0b.Bits2-0: XFCN2-0: External Oscillator Frequency Control Bits.000-111: See table below:XFCN Crystal (XOSCMD = 11x) RC (XOSCMD = 10x) C (XOSCMD000f ≤ 20 kHzMHZ < f ≤ 25 kHz	010: External CMOS Clock Mode.									
100. RC Oscillator Mode.101: Capacitor Oscillator Mode.110: Crystal Oscillator Mode.111: Crystal Oscillator Mode with divide by 2 stage.Bit3:RESERVED. Read = 0b; Must write 0b.Bits2-0:XFCN2-0: External Oscillator Frequency Control Bits.000-111: See table below:RC (XOSCMD = 10x)C (XOSCMD000 $f \le 20$ kHz $f \le 25$ kHzK Factor =00120 kHz < f < 58 kHz25 kHz < f < 50 kHzK Eactor =	011: External CMOS Clock Mode with divide by 2 stage.									
To the output of the output o	100: RC Uscillator Mode. 101: Canacitor Oscillator Mode									
111: Crystal Oscillator Mode with divide by 2 stage.Bit3: RESERVED. Read = 0b; Must write 0b.Bits2–0: XFCN2–0: External Oscillator Frequency Control Bits. 000-111: See table below:XFCN Crystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD 000 f \leq 20 kHzMark f \leq 25 kHzK Factor =00120 kHz < f \leq 58 kHz25 kHz < f \leq 50 kHzK Factor =	110: Crystal Oscillator Mode.									
Bit3:RESERVED. Read = 0b; Must write 0b.Bits2-0:XFCN2-0: External Oscillator Frequency Control Bits. 000-111: See table below:XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD C (XOSCMD = 000)000 $f \le 20$ kHz $f \le 25$ kHzK Factor =00120 kHz < f < 58 kHz25 kHz < f < 50 kHzK Factor =	111: Crystal Oscillator Mode with divide by 2 stage.									
Bits2–0: XFCN2–0: External Oscillator Frequency Control Bits. 000-111: See table below:XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD MD = 10x)000 $f \le 20$ kHz $f \le 25$ kHzK Factor =00120 kHz < $f \le 58$ kHz 25 kHz < $f \le 50$ kHzK Factor =	RESERVED . Read = 0b; Must write 0b.									
XFCNCrystal (XOSCMD = 11x)RC (XOSCMD = 10x)C (XOSCMD000 $f \le 20 \text{ kHz}$ $f \le 25 \text{ kHz}$ K Factor =00120 kHz < f < 58 kHz25 kHz < f < 50 kHzK Factor =	XFCN2–0 : External Oscillator Frequency Control Bits.									
XFCN Crystal (XOSCMD = 11x) RC (XOSCMD = 10x) C (XOSCMD 000 $f \le 20 \text{ kHz}$ $f \le 25 \text{ kHz}$ K Factor = 001 20 kHz < $f \le 58 \text{ kHz}$ 25 kHz < $f \le 50 \text{ kHz}$ K Factor =										
000 $f \le 20 \text{ kHz}$ $f \le 25 \text{ kHz}$ K Factor = 001 20 kHz < f < 58 kHz 25 kHz < f < 50 kHz K Factor =	= 10x)									
001 20 kHz < f < 58 kHz 25 kHz < f < 50 kHz K Eactor =	0.87									
	2.6									
010 58 kHz < f \leq 155 kHz 50 kHz < f \leq 100 kHz K Factor =	7.7									
011 155 kHz < f \le 415 kHz 100 kHz < f \le 200 kHz K Factor =	= 22									
$100 \qquad 415 \text{ kHz} < f \le 1.1 \text{ MHz} \qquad 200 \text{ kHz} < f \le 400 \text{ kHz} \qquad \text{K Factor} = 100 \text{ kHz} = 100 \text{ kHz}$	- 65									
101 1.1 MHz < f \le 3.1 MHz 400 kHz < f \le 800 kHz K Factor =	180									
110 3.1 MHz < f \le 8.2 MHz 800 kHz < f \le 1.6 MHz K Factor =	664									
$111 \qquad 8.2 \text{ MHz} < f \le 25 \text{ MHz} \qquad 1.6 \text{ MHz} < f \le 3.2 \text{ MHz} \qquad \text{K Factor} = 100 \text{ K Factor} = 100 $	1590									
Crystal Mode (Circuit from Figure 14.1, Option 1: XOSCMD = 11x)										
Choose XFCN value to match crystal or resonator frequency.										
RC Mode (Circuit from Figure 14.1, Option 2; XOSCMD = 10x)										
Choose XFCN value to match frequency range:										
f = 1.23(10 ³) / (R x C), where										
f = frequency of clock in MHZ										
C = Capacitor value in prR = Pullup resistor value in kO										
C Mode (Circuit from Figure 14.1, Option 3; XOSCMD = 10x)										
Choose K Factor (KF) for the oscillation frequency desired:										
f = KF / (C x V _{DD}), where	$f = KF / (C \times V_{DD})$, where									
f = frequency of clock in MHz	f = frequency of clock in MHz									
C = capacitor value the XTAL2 pin in pF										
v _{DD} = Power Supply on MCU in volts										



14.3. System Clock Selection

The internal oscillator requires little start-up time and may be selected as the system clock immediately following the OSCICN write that enables the internal oscillator. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to 1 by hardware when the external oscillator is settled. **To avoid reading a false XTLVLD in crystal mode, the software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD.** RC and C modes typically require no startup time.

The CLKSL bit in register CLKSEL selects which oscillator source is used as the system clock. CLKSL must be set to 1 for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals (timers, PCA) when another oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal oscillator and external oscillator, as long as the selected clock source is enabled and has settled.

SFR Definition 14.5. CLKSEL: Clock Select




15. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "15.1. Enhanced Baud Rate Generation" on page 146). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte. (Please refer to Section "20. Device Specific Behavior" on page 211 for more information on the pins associated with the UART interface.)

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







15.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 15.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.



Figure 15.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 185). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. The UART0 baud rate is determined by Equation 15.1-A and Equation 15.1-B.

A) UartBaudRate =
$$\frac{1}{2}$$
 x T1_Overflow_Rate
B) T1_Overflow_Rate = $\frac{T1_{CLK}}{256 - TH1}$

Equation 15.1. UART0 Baud Rate

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (8-bit auto-reload mode reload value). Timer 1 clock frequency is selected as described in Section "18. Timers" on page 183. A quick reference for typical baud rates and system clock frequencies is given in Table 15.1. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



15.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.



Figure 15.3. UART Interconnect Diagram

15.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



Figure 15.4. 8-Bit UART Timing Diagram



15.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to 1. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to 1.



Figure 15.5. 9-Bit UART Timing Diagram



15.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



Figure 15.6. UART Multi-Processor Mode Interconnect Diagram



SFR Definition 15.1. SCON0: Serial Port 0 Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
SOMOD	E -	MCE0	REN0	TB80	RB80	TI0	RI0	01000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit			
							SFR Address	S. UX90			
Bit7:	SOMODE: S	erial Port 0	Operation I	Mode.							
	This bit selects the UART0 Operation Mode. 0: 8-bit UART with Variable Baud Rate. 1: 9-bit UART with Variable Baud Rate.										
Bit6:	UNUSED. Read = 1b. Write = don't care.										
Bit5:	MCE0: Multiprocessor Communication Enable.										
	The function of this bit is dependent on the Serial Port 0 Operation Mode. SOMODE = 0: Checks for valid stop bit										
	SUMODE = 0: Checks for valid stop bit.										
	1: RI0 will only be activated if stop bit is logic level 1.										
	S0MODE =	1: Multiproc	cessor Com	munication	s Enable.						
	0: L	ogic level o	f ninth bit is	ignored.							
D 14	1: R	ll0 is set an	d an interru	pt is genera	ated only wh	nen the nintl	h bit is logio	: 1.			
Bit4:	RENU: Rece	eive Enable	otho UADT	rocoivor							
		cention dis	s ine UAR i abled	receiver.							
	1: UART0 re	eception en	abled.								
Bit3:	TB80: Ninth	Transmissi	on Bit.								
	The logic lev	el of this bi	t will be ass	igned to the	e ninth trans	mission bit	in 9-bit UAI	RT Mode. It			
	is not used i	n 8-bit UAR	T Mode. S	Set or clear	ed by softwa	are as requi	red.				
Bit2:	RB80: Ninth	Receive B	it. - Iura af tha G		Mada 0. 4		4la a a l a . a				
	data hit in M	ignea ine vi Iode 1	alue of the s		wode 0; it i	s assigned	the value of	i the 9th			
Bit1:	TIO: Transm	it Interrupt I	-lag.								
	Set by hard	ware when a	a byte of da	ta has bee	n transmitte	d by UART) (after the	8th bit in 8-			
	bit UART Mo	ode, or at th	e beginning	of the STC	DP bit in 9-b	it UART Mo	de). When	the UART0			
	interrupt is e	nabled, set	ting this bit	causes the	CPU to vec	tor to the U	ART0 interi	upt service			
D'40	routine. This	bit must be	e cleared ma	anually by s	software.						
BITU:	Sot to 1 by h	e interrupt F	-iag. hon a byto c	f data hac	hoon rocoiv		FO (cot at th				
	sampling tim	ne). When the	he UART0 ir	nterrupt is e	enabled, sett	ting this bit t	o 1 causes	the CPU to			
	vector to the	ÚART0 int	errupt servi	ce routine.	This bit mus	t be cleared	I manually	by software.			
			-								



SFR Definition 15.2. SBUF0: Serial (UART0) Port Data Buffer



Table 15.1. Timer Settings for Standard Baud RatesUsing the Internal Oscillator

	Frequency: 2	24.5 MHz					
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select)*	T1 M *	Timer 1 Reload Value (hex)
	230400	-0.32%	106	SYSCLK	XX	1	0xCB
	115200	-0.32%	212	SYSCLK	XX	1	0x96
	57600	0.15%	426	SYSCLK	XX	1	0x2B
ы С	28800	-0.32%	848	SYSCLK / 4	01	0	0x96
Os Os	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9
ual -	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96
/S(2400	-0.32%	10176	SYSCLK / 48	10	0	0x96
S) Int	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B

X = Don't care

Note: SCA1–SCA0 and T1M bit definitions can be found in Section 18.1.



16. Enhanced Serial Peripheral Interface (SPI0)

The Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







16.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

16.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

16.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

16.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

16.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- 1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- 3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 16.2, Figure 16.3, and Figure 16.4 for typical connection diagrams of the various operational modes. **Note that the setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "13. Port Input/Output" on page 121 for general purpose port I/O and crossbar information.



16.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers data to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 16.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 16.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 16.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.





Figure 16.2. Multiple-Master Mode Connection Diagram



Figure 16.3. 3-Wire Single Master and Slave Mode Connection Diagram





16.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted into the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.



The shift register contents are locked after the slave detects the first edge of SCK. Writes to SPI0DAT that occur after the first SCK edge will be held in the TX latch until the end of the current transfer.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 16.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is not a way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 16.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

16.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following interrupt bits must be cleared by software.

- 1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- 2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- 3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master in multimaster mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- 4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed while the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.



16.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between a rising edge or a falling edge. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships are shown in Figure 16.5.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 16.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.





16.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.



SFR Definition 16.1. SPI0CFG: SPI0 Configuration

R	R/W	R/W	R/W	R	R	R	R	Reset Value					
SPIBSY	MSTEN	CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0						
							SFR Addres	s: 0xA1					
Bit 7:	SPIBSY: SPI Busy (read only). This bit is set to logic 1 when a SPI transfer is in progress (Master or Slave Mode)												
	This bit is se	t to logic 1	when a SP	transfer is	in progress	(Master or	Slave Mod	e).					
Bit 6:	0: Disable master mode. Operate in slave mode.												
	1: Enable master mode. Operate in slave mode.												
Bit 5	1: Enable master mode. Uperate as a master. 5: CKPHA: SPI0 Clock Phase												
Bit U.	This bit cont	rols the SPI	0 clock pha	ase.									
	0: Data cent	ered on firs	t edge of S	CK period.*									
	1: Data cente	ered on sec	ond edge o	of SCK perio	od.*								
Bit 4:	CKPOL: SP	I0 Clock Po	larity.										
	This bit cont	rols the SPI	0 clock pol	arity.									
	0: SCK line I	ow in idle s	tate.										
Dit 2.		nign in idie s	state. d Elog (roo	d only)									
DIL J.	This hit is so	t to logic 1	u riay (iea Nhonovor ti	u uniy). NSS nin	is low indic	ating SPIN i	is the selec	ted slave. It					
	is cleared to	logic 0 whe	en NSS is h	igh (slave n	ot selected). This bit d	oes not ind	icate the					
	instantaneou	us value at t	he NSS pir	n, but rather	a de-glitch	ed version	of the pin ir	nput.					
Bit 2:	NSSIN: NSS	S Instantane	ous Pin İnp	out (read on	ly).								
	This bit mimi	ics the insta	Intaneous V	alue that is	present on	the NSS p	ort pin at th	e time that					
	the register i	s read. This	s input is no	ot de-glitche	d.								
Bit 1:	SRMT: Shift	Register Er	npty (Valid	In Slave Mo	de, read or	nly). formod in /ou	t of the obif	it vo vietov					
	and there is	no new info	rmation av	all data has ailable to re	been transi	transmit b	t of the shift uffer or writ	t register,					
	receive buffe	er It returns	to logic 0 v	vhen a data	byte is trar	nsferred to t	the shift rec	vister from					
	the transmit	buffer or by	a transition	n on SCK.	byte le trai								
	NOTE: SRM	T = 1 when	in Master I	Mode.									
Bit 0:	RXBMT: Red	ceive Buffer	⁻ Empty (Va	lid in Slave	Mode, reac	d only).							
	This bit will b	e set to log	ic 1 when t	he receive l	ouffer has b	een read a	nd contains	s no new					
	information.	If there is ne	ew informat	ion availabl	e in the reco	eive buffer t	hat has not	i been read,					
		MT – 1 who	CU. In in Masta	r Mada									
			in in maste										
Note: See]	able 16.1 for ti	ming parame	eters.										



SFR Definition 16.2. SPI0CN: SPI0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value				
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit				
								Addressable				
						SFR Addres	S: UXF8					
Bit7:	SPIF: SPI0 Interrupt Flag.											
	This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled											
	setting this b	oit causes th	ne CPU to v	ector to the	SPI0 interru	upt service	routine. Th	his bit is not				
	automatically	y cleared by	y hardware.	It must be	cleared by s	oftware.						
Bit6:	WCOL: Write	e Collision	Flag.									
	This bit is se	t to logic 1 k	by hardware	e (and gene	rates a SPI0	interrupt) i	f a write to	SPI0DAT is				
	attempted w	hen the trar	NSMIT DUffer	has not bee	en emptied to	o the SPI s	hift register	r. When this				
	bit is not aut	omatically (leared by h	e ignoreu, a ardware It	must be cle	ared by sof	ftware	willen. This				
Bit5:	MODF: Mod	e Fault Flag	J.				tware.					
	This bit is se	t to logic 1	by hardwar	e (and gene	erates a SPI	0 interrupt)	when a m	aster mode				
	collision is d	etected (NS	SS is low, M	STEN = 1,	and NSSMD)[1:0] = 01)	. This bit is	s not auto-				
	matically cle	ared by har	dware. It m	ust be clea	red by softw	are.						
Bit4:	RXOVRN: R	eceive Ove	errun Flag (S	Slave Mode	only).	.						
	I his bit is se	t to logic 1	by nardwar	e (and gene	erates a SPI	J Interrupt)	when the	receive but-				
	shifted into t	he SPI0 sh	ift register	Evious tran This hit is n	of automatic	ally cleared	1 by hardw	are It must				
	be cleared b	v software.	int regiotor.			any oroaroe	i by naraw					
Bits3-2:	NSSMD1-N	ŚSMDO: SI	ave Select l	Mode.								
	Selects betw	een the fol	lowing NSS	operation	modes:							
	(See Section	າ "16.2. SPI	0 Master M	ode Operat	ion" on page	e 154 and S	Section "16	3.3. SPI0				
	Slave Mode	Operation"	on page 15	05). Mada NSS	aignal in nat	t routed to	a nort nin					
	00. 3-Wire S	lave or 5-w	ti-Master M	ode (Defau	It) NSS is a	lwavs an ir	a port piri.	device				
	1x: 4-Wire S	ingle-Maste	er Mode, NS	S signal is	mapped as a	an output fr	om the dev	vice and will				
	assume the	value of NS	SMD0.									
Bit1:	TXBMT: Tra	nsmit Buffe	r Empty.									
	This bit will be set to logic 0 when new data has been written to the transmit buffer. When											
	data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic											
DILU.	This bit enables/disables the SPI											
	0: SPI disab	led.										
	1: SPI enabl	ed.										



SFR Definition 16.3. SPI0CKR: SPI0 Clock Rate

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
	SFR Address: 0xA2										
Bits7–0:	SCR7-SCR) : SPI0 Clo	ck Rate.								
	These bits de	etermine th	e frequency	of the SCK	output whe	en the SPI0	module is	configured			
1	for master m	ode operat	ion. The SC	CK clock free	quency is a	divided ver	sion of the	system			
	clock, and is	given in th	e following	equation, w	nere SYSC	<i>LK</i> is the sy	stem clock	frequency			
;	and SPI0CK	R is the 8-b	oit value hel	d in the SPI	0CKR regis	ster.					
	face	= <u>S</u>	YSCLK								
	J SCK	$2 \times (SI)$	PIOCKR +	-1)							
1	for 0 <= SPI)CKR <= 2	55								
Example: I	f SYSCLK =	2 MHz and	SPIOCKR	= 0x04,							
	0	20000	00								
	f_{SCK} =	$=\frac{20000}{2\times(4+)}$	- 1)								
		2 ^ (4 1	1)								
	$f_{aar} =$	$200 kH_{7}$									
	J SCK	_ 0 0 10114,									



SFR Definition 16.4. SPI0DAT: SPI0 Data







* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





Figure 16.7. SPI Master Timing (CKPHA = 1)





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





Figure 16.9. SPI Slave Timing (CKPHA = 1)



Parameter	Description	Min	Max	Units
Master Mode	Timing* (See Figure 16.6 and Figure 16.7)	•	•	
т _{мскн}	SCK High Time	1 x T _{SYSCLK}	—	ns
T _{MCKL}	SCK Low Time	1 x T _{SYSCLK}	_	ns
T _{MIS}	MISO Valid to SCK Sample Edge	20	-	ns
Т _{МІН}	SCK Sample Edge to MISO Change	0	_	ns
Slave Mode T	iming* (See Figure 16.8 and Figure 16.9)			•
T _{SE}	NSS Falling to First SCK Edge	2 x T _{SYSCLK}	-	ns
T _{SD}	Last SCK Edge to NSS Rising	2 x T _{SYSCLK}	_	ns
T _{SEZ}	NSS Falling to MISO Valid	—	4 x T _{SYSCLK}	ns
T _{SDZ}	NSS Rising to MISO High-Z	—	4 x T _{SYSCLK}	ns
тскн	SCK High Time	5 x T _{SYSCLK}	-	ns
T _{CKL}	SCK Low Time	5 x T _{SYSCLK}	_	ns
T _{SIS}	MOSI Valid to SCK Sample Edge	2 x T _{SYSCLK}	_	ns
T _{SIH}	SCK Sample Edge to MOSI Change	2 x T _{SYSCLK}	_	ns
Т _{SOH}	SCK Shift Edge to MISO Change	—	4 x T _{SYSCLK}	ns
Note: T _{SYSCLK} The max Transmis Receptio	is equal to one period of the device system clock (SY imum possible frequency of the SPI can be calculated ssion: SYSCLK/2 n: SYSCLK/10	SCLK) in ns. I as:		

Table 16.1. SPI Slave Timing Parameters



17. LIN (C8051F520/0A/3/3A/6/6A and C8051F530/0A/3/3A/6/6A)

Important Note: This chapter assumes an understanding of the Local Interconnect Network (LIN) protocol. For more information about the LIN protocol, including specifications, please refer to the LIN consortium (http://www.lin-subbus.org/).

LIN is an asynchronous, serial communications interface used primarily in automotive networks. The Silicon Laboratories LIN controller is compliant to the 2.1 Specification, implements a complete hardware LIN interface, and includes the following features:

- Selectable Master and Slave modes.
- Automatic baud rate option in slave mode
- The internal oscillator is accurate to within 0.5% of 24.5 MHz across the entire temperature range and for VDD voltages greater than or equal to the minimum output of the on-chip voltage regulator, so an external oscillator is not necessary for master mode operation for most systems.

Note: The minimum system clock (SYSCLK) required when using the LIN peripheral is 8 MHz.



Figure 17.1. LIN Block Diagram

The LIN peripheral has four main components:

- 1. LIN Access Registers—Provide the interface between the MCU core and the LIN peripheral.
- 2. LIN Data Registers—Where transmitted and received message data bytes are stored.
- 3. LIN Control Registers—Control the functionality of the LIN interface.
- 4. Control State Machine and Bit Streaming Logic—Contains the hardware that serializes messages and controls the bus timing of the controller.



17.1. Software Interface with the LIN Peripheral

The selection of the mode (Master or Slave) and the automatic baud rate feature are done though the LIN0 Control Mode (LIN0CF) register. The other LIN registers are accessed indirectly through the two SFRs LIN0 Address (LINADDR) and LIN0 Data (LINDATA). The LINADDR register selects which LIN register is targeted by reads/writes of the LINDATA register. The full list of indirectly-accessible LIN register is given in Table 17.4 on page 175.

17.2. LIN Interface Setup and Operation

The hardware based LIN peripheral allows for the implementation of both Master and Slave nodes with minimal firmware overhead and complete control of the interface status while allowing for interrupt and polled mode operation.

The first step to use the peripheral is to define the basic characteristics of the node:

- Mode—Master or Slave
- Baud Rate—Either defined manually or using the autobaud feature (slave mode only).
- Checksum Type—Select between classic or enhanced checksum, both of which are implemented in hardware.

17.2.1. Mode Definition

Following the LIN specification, the peripheral implements both the Slave and Master operating modes in hardware. The mode is configured using the MODE bit (LIN0CF.6).

17.2.2. Baud Rate Options: Manual or Autobaud

The LIN peripheral can be selected to have its baud rate calculated manually or automatically. A master node must always have its baud rate set manually, but slave nodes can choose between a manual or automatic setup. The configuration is selected using the ABAUD bit (LIN0CF.5).

Both the manual and automatic baud rate configurations require additional setup. The following sections explain the different options available and their relation with the baud rate, along with the steps necessary to achieve the required baud rate.

17.2.3. Baud Rate Calculations—Manual Mode

The baud rate used by the peripheral is a function of the System Clock (SYSCLK) and the bit-timing Registers according to the following equation:

$$baud_rate = \frac{SYSCLK}{2^{(prescaler + 1)} \times divider \times (multiplier + 1)}}$$

The prescaler, divider and multiplier factors are part of the LIN0DIV and LIN0MUL registers and can assume values in the following range:



Factor	Range
prescaler	03
multiplier	031
divider	200511

Table 17.1. Baud-Rate Calculation Variable Ranges

Important: The minimum system clock (SYSCLK) to operate the LIN peripheral is 8 MHz.

Use the following equations to calculate the values for the variables for the baud-rate equation:

$$multiplier = \frac{20000}{baud_rate} - 1$$

$$prescaler = ln \left[\frac{SYSCLK}{(multiplier + 1) \times baud_rate \times 200} \right] \times \frac{1}{ln2} - 1$$

$$divider = \frac{SYSCLK}{(2^{(prescaler + 1)} \times (multiplier + 1) \times baud_rate)}$$

It is important to note that in all these equations, the results must be rounded down to the nearest integer.

The following example shows the steps for calculating the baud rate values for a Master node running at 24.5 MHz and communicating at 19200 bits/sec. First, calculate the multiplier:

$$multiplier = \frac{20000}{19200} - 1 = 0.0417 \cong 0$$

Next, calculate the prescaler:

$$prescaler = ln \frac{24500000}{(0+1) \times 19200 \times 200} \times \frac{1}{ln2} - 1 = 1.674 \cong 1$$

Finally, calculate the divider:

$$divider = \frac{24500000}{2^{(1+1)} \times (0+1) \times 19200} = 319.010 \cong 319$$

These values lead to the following baud rate:

$$baud_rate = \frac{24500000}{2^{(1+1)} \times (0+1) \times 319} \cong 19200.63$$



The following code programs the interface in Master mode, using the Enhanced Checksum and enables the interface to operate at 19200 bits/sec using a 24 MHz system clock.

```
LINOCF = 0x80;// Activate the interface
LINOCF |= 0x40;// Set the node as a Master
LINADDR = 0x0D;// Point to the LINOMUL register
// Initialize the register (prescaler, multiplier and bit 8 of divider)
LINDATA = ( 0x01 << 6 ) + ( 0x00 << 1 ) + ( ( 0x13F & 0x0100 ) >> 8 );
LINADDR = 0x0C;// Point to the LINODIV register
LINDATA = (unsigned char)_0x13F;// Initialize LINODIV
LINADDR = 0x0B;// Point to the LINOSIZE register
LINDATA |= 0x80;// Initialize the checksum as Enhanced
LINADDR = 0x08;// Point to LINOCTRL register
LINDATA = 0x0C;// Reset any error and the interrupt
```

Table 17.2 includes the configuration values required for the typical system clocks and baud rates:

		Baud (bits / sec)													
	20 K			19.2 K			9.6 K			4.8 K			1 K		
SYSCLK (MHz)	Mult.	Pres.	Div.	Mult.	Pres.	Div.	Mult.	Pres.	Div.	Mult.	Pres.	Div.	Mult.	Pres.	Div.
25	0	1	312	0	1	325	1	1	325	3	1	325	19	1	312
24.5	0	1	306	0	1	319	1	1	319	3	1	319	19	1	306
24	0	1	300	0	1	312	1	1	312	3	1	312	19	1	300
22.1184	0	1	276	0	1	288	1	1	288	3	1	288	19	1	276
16	0	1	200	0	1	208	1	1	208	3	1	208	19	1	200
12.25	0	0	306	0	0	319	1	0	319	3	0	319	19	0	306
12	0	0	300	0	0	312	1	0	312	3	0	312	19	0	300
11.0592	0	0	276	0	0	288	1	0	288	3	0	288	19	0	276
8	0	0	200	0	0	208	1	0	208	3	0	208	19	0	200

Table 17.2. Manual Baud Rate Parameters Examples



17.2.4. Baud Rate Calculations—Automatic Mode

If the LIN peripheral is configured for slave mode, only the prescaler and divider need to be calculated:

$$prescaler = ln \left[\frac{SYSCLK}{4000000}\right] \times \frac{1}{ln2} - 1$$

$$divider = \frac{SYSCLK}{2^{(prescaler+1)} \times 20000}$$

The following example calculates the values of these variables for a 24 MHz system clock:

prescaler =
$$ln \left[\frac{24500000}{4000000} \right] \times \frac{1}{ln2} - 1 = 1.615 \cong 1$$

$$divider = \frac{24500000}{2^{(1+1)} \times 20000} = 306.25 \cong 306$$

Table 17.3 presents some typical values of system clock and baud rate along with their factors.

System Clock (MHz)	Prescaler	Divider
25	1	312
24.5	1	306
24	1	300
22.1184	1	276
16	1	200
12.25	0	306
12	0	300
11.0592	0	276
8	0	200

Table 17.3. Autobaud Parameters Examples



17.3. LIN Master Mode Operation

The master node is responsible for the scheduling of messages and sends the header of each frame, containing the SYNCH BREAK FIELD, SYNCH FIELD and IDENTIFIER FIELD. The steps to schedule a message transmission or reception are listed below.

- 1. Load the 6-bit Identifier into the LIN0ID register.
- Load the data length into the LINOSIZE register. Set the value to the number of data bytes or "1111b" if the data length should be decoded from the identifier. Also, set the checksum type, classic or enhanced, in the same LINOSIZE register.
- 3. Set the data direction by setting the TXRX bit (LIN0CTRL.5). Set the bit to 1 to perform a master transmit operation, or set the bit to 0 to perform a master receive operation.
- 4. If performing a master transmit operation, load the data bytes to transmit into the data buffer (LIN0DT1 to LIN0DT8).
- Set the STREQ bit (LIN0CTRL.0) to start the message transfer. The LIN peripheral will schedule the message frame and request an interrupt if the message transfer is successfully completed or if an error has occurred.

This code segment shows the procedure to schedule a message in a transmission operation:

```
LINADDR = 0x08;// Point to LIN0CTRL
LINDATA |= 0x20;// Select to transmit data
LINADDR = 0x0E;// Point to LIN0ID
LINDATA = 0x11;// Load the ID, in this example 0x11
LINADDR = 0x0B;// Point to LIN0SIZE
LINDATA = ( LINDATA & 0xF0 ) | 0x08; // Load the size with 8
LINADDR = 0x00;// Point to Data buffer first byte
for (i=0; i<8; i++)
{
    LINDATA = i + 0x41;// Load the buffer with `A', `B', ...
    LINADDR++;// Increment the address to the next buffer
}
LINADDR = 0x08;// Point to LIN0CTRL
LINADDR = 0x01;// Start Request
```

The application should perform the following steps when an interrupt is requested.

- 1. Check the DONE bit (LIN0ST.0) and the ERROR bit (LIN0ST.2).
- 2. If performing a master receive operation and the transfer was successful, read the received data from the data buffer.
- 3. If the transfer was not successful, check the error register to determine the kind of error. Further error handling has to be done by the application.
- 4. Set the RSTINT (LIN0CTRL.3) and RSTERR bits (LIN0CTRL.2) to reset the interrupt request and the error flags.



17.4. LIN Slave Mode Operation

When the device is configured for slave mode operation, it must wait for a command from a master node. Access from the firmware to data buffer and ID registers of the LIN peripheral is only possible when a data request is pending (DTREQ bit (LIN0ST.4) is 1) and also when the LIN bus is not active (ACTIVE bit (LIN0ST.7) is set to 0).

The LIN peripheral in slave mode detects the header of the message frame sent by the LIN master. If slave synchronization is enabled (autobaud), the slave synchronizes its internal bit time to the master bit time.

The LIN peripheral configured for slave mode will generated an interrupt in one of three situations:

- 1. After the reception of the IDENTIFIER FIELD.
- 2. When an error is detected.
- 3. When the message transfer is completed.

The application should perform the following steps when an interrupt is detected:

- 1. Check the status of the DTREQ bit (LIN0ST.4). This bit is set when the IDENTIFIER FIELD has been received.
- 2. If DTREQ (LIN0ST.4) is set, read the identifier from LIN0ID and process it. If DTREQ (LIN0ST.4) is not set, continue to step 7.
- 3. Set the TXRX bit (LIN0CTRL.5) to 1 if the current frame is a transmit operation for the slave and set to 0 if the current frame is a receive operation for the slave.
- 4. Load the data length into LIN0SIZE.
- 5. For a slave transmit operation, load the data to transmit into the data buffer.
- 6. Set the DTACK bit (LIN0CTRL.4). Continue to step 10.
- 7. If DTREQ (LIN0ST.4) is not set, check the DONE bit (LIN0ST.0). The transmission was successful if the DONE bit is set.
- 8. If the transmission was successful and the current frame was a receive operation for the slave, load the received data bytes from the data buffer.
- 9. If the transmission was not successful, check LIN0ERR to determine the nature of the error. Further error handling has to be done by the application.
- 10.Set the RSTINT (LIN0CTRL.3) and RSTERR bits (LIN0CTRL.2) to reset the interrupt request and the error flags.

In addition to these steps, the application should be aware of the following:

- 1. If the current frame is a transmit operation for the slave, steps 1 through 5 must be completed during the IN-FRAME RESPONSE SPACE. If it is not completed in time, a timeout will be detected by the master.
- 2. If the current frame is a receive operation for the slave, steps 1 through 5 have to be finished until the reception of the first byte after the IDENTIFIER FIELD. Otherwise, the internal receive buffer of the LIN peripheral will be overwritten and a timeout error will be detected in the LIN peripheral.
- 3. The LIN module does not directly support LIN Version 1.3 Extended Frames. If the application detects an unknown identifier (e.g. extended identifier), it has to write a 1 to the STOP bit (LINOCTRL.7) instead of setting the DTACK (LINOCTRL.4) bit. At that time, steps 2 through 5 can then be skipped. In this situation, the LIN peripheral stops the processing of the LIN communication until the next SYNC BREAK is received.
- 4. Changing the configuration of the checksum during a transaction will cause the interface to reset and the transaction to be lost. To prevent this, the checksum should not be configured while a transaction is



in progress. The same applies to changes in the LIN interface mode from slave mode to master mode and from master mode to slave mode.

17.5. Sleep Mode and Wake-Up

To reduce the system's power consumption, the LIN Protocol Specification defines a Sleep Mode. The message used to broadcast a Sleep Mode request must be transmitted by the LIN master application in the same way as a normal transmit message. The LIN slave application must decode the Sleep Mode Frame from the Identifier and data bytes. After that, the LIN slave node must be put into the Sleep Mode by setting the SLEEP bit (LIN0CTRL.6).

If the SLEEP bit (LIN0CTRL.6) of the LIN slave application is not set and there is no bus activity for four seconds (specified bus idle timeout), the IDLTOUT bit (LIN0ST.6) is set and an interrupt request is generated. After that the application may assume that the LIN bus is in Sleep Mode and set the SLEEP bit (LIN0CTRL.6).

Sending a Wakeup signal from the master or any slave node terminates the Sleep Mode of the LIN bus. To send a Wakeup signal, the application has to set the WUPREQ bit (LIN0CTRL.1). After successful transmission of the wakeup signal, the DONE bit (LIN0ST.0) of the master node is set and an interrupt request is generated. The LIN slave does not generate an interrupt request after successful transmission of the Wakeup signal but it generates an interrupt request if the master does not respond to the Wakeup signal within 150 milliseconds. In that case, the ERROR bit (LIN0ST.2) and TOUT bit (LIN0ERR.2) are set. The application then has to decide whether or not to transmit another Wakeup signal.

All LIN nodes that detect a wakeup signal will set the WAKEUP (LIN0ST.1) and DONE bits (LIN0ST.0) and generate an interrupt request. After that, the application has to clear the SLEEP bit (LIN0CTRL.6) in the LIN slave.

17.6. Error Detection and Handling

The LIN peripheral generates an interrupt request and stops the processing of the current frame if it detects an error. The application has to check the type of error by processing LIN0ERR. After that, it has to reset the error register and the ERROR bit (LIN0ST.2) by writing a 1 to the RSTERR bit (LIN0CTRL.2). Starting a new message with the LIN peripheral selected as master or sending a Wakeup signal with the LIN peripheral selected as a master or slave is possible only if ERROR bit (LIN0ST.2) is set to 0.



17.7. LIN Registers

The following Special Function Registers (SFRs) are available:

17.7.1. LIN Direct Access SFR Registers Definition

SFR Definition 17.1. LINADDR: Indirect Address Register



SFR Definition 17.2. LINDATA: LIN Data Register

[R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
								SFR Address:	0x93
	Bit7–0:	LINDATA7-0 When this re LINADDR. When this re ADDR.): LIN Indire gister is rea gister is wr	ect Data Reg ad, it will rea itten, it will v	gister Bits. ad the conte vrite the val	ents of the L ue to the LI	.IN0 core re	egister pointe	ed to by I to by LIN-



SFR Definition 17.3. LINCF Control Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
LINEN	MODE	ABAUD						00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	0x95
Bit7: Bit6: Bit5:	LINEN: LIN 0: LIN0 is dis 1: LIN0 is en MODE: LIN 0: LIN0 oper 1: LIN0 oper ABAUD: LIN 0: Manual ba 1: Automatic	Interface Er sabled. Mode Selec ates in Slav ates in Mas I Mode Auto aud rate sel baud rate s	nable bit stion ve mode. ster mode. omatic Baud ection is en selection is	d Rate Sele abled. enabled.	ction (slave	e mode onl	y).	



17.7.2. LIN Indirect Access SFR Registers Definition

Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
LIN0DT1	0x00		DATA1[7:0]									
LIN0DT2	0x01		DATA2[7:0]									
LIN0DT3	0x02				DATA	3[7:0]						
LIN0DT4	0x03				DATA	4[7:0]						
LIN0DT5	0x04				DATA	\$5[7:0]						
LIN0DT6	0x05				DATA	A6[7:0]						
LIN0DT7	0x06				DATA	7[7:0]						
LIN0DT8	0x07				DATA	\8[7:0]						
LIN0CTRL	0x08	STOP(s)	SLEEP(s)	TXRX	DTACK(s)	RSTINT	RSTERR	WUPREQ	STREQ(m)			
LIN0ST	0x09	ACTIVE	IDLTOUT	ABORT(s)	DTREQ(s)	LININT	ERROR	WAKEUP	DONE			
LIN0ERR	0x0A				SYNCH(s)	PRTY(s)	TOUT	СНК	BITERR			
LIN0SIZE	0x0B	ENHCHK					LINS	SIZE[3:0]				
LIN0DIV	0x0C		DIVLSB[7:0]									
LIN0MUL	0x0D	PRES	PRESCL[1:0] LINMUL[4:0] DIV9									
LIN0ID	0x0E					IC	0[5:0]					

Table 17.4. LIN Registers* (Indirectly Addressable)

*These registers are used in both master and slave mode. The register bits marked with (m) are accessible only in Master mode while the register bits marked with (s) are accessible only in slave mode. All other registers are accessible in both modes.

SFR Definition 17.4. LIN0DT1: LIN0 Data Byte 1





SFR Definition 17.5. LIN0DT2: LIN0 Data Byte 2



SFR Definition 17.6. LIN0DT3: LIN0 Data Byte 3



SFR Definition 17.7. LIN0DT4: LIN0 Data Byte 4





SFR Definition 17.8. LIN0DT5: LIN0 Data Byte 5



SFR Definition 17.9. LIN0DT6: LIN0 Data Byte 6



SFR Definition 17.10. LIN0DT7: LIN0 Data Byte 7



SFR Definition 17.11. LIN0DT8: LIN0 Data Byte 8





SFR Definition 17.12. LIN0CTRL: LIN0 Control Register

W	W	W	R/W	R/W	R/W	R/W	R/W	Reset Value
STOP	SLEEP	TXRX	DTACK	RSTINT	RSTERR	WUPREQ	STREQ	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							Address	0x08 (indirect)
Bit7:	STOP : Stop Communication Processing Bit (slave mode only).							
	I his bit is to be set by the application to block the processing of the LIN Communications							
	until the next SYNCH BREAK signal. It is used when the application is handling a data							
	request interrupt and cannot use the frame content with the received identifier (always reads							vays reads
Bit6 [.]	SI FFP [.] Slee	en Mode W	arning					
Bito.	This bit is to be set by the application to warn the peripheral that a Sleep Mode Frame was							rame was
	received and that the Bus is in sleep mode or if a Bus Idle timeout interrupt is requested.							
	The applicat	ion must re	set it when	a Wake-Up	interrupt is	requested.	•	
Bit5:	TXRX: Trans	smit/Receiv	e Selection	Bit.				
	This bit dete	rmines if th	e current fra	ame is a tra	nsmit frame	e or a receive	e frame.	
	0: Current frame is a receive operation.							
D:44	1: Current fra	ame is a tra	ansmit opera	ation.	mlu ()			
DIL4.	DIACK: Data acknowledge bit (slave mode only).							
	matically be	cleared to (0 by the LIN	l controller		euge the trai		nt will auto-
Bit3:	RSTINT: Interrupt Reset bit							
	This bit always reads as 0.							
	0: No effect.							
	1: Reset the	LININT bit	(LIN0ST.3).					
Bit2:	RSTERR: Error Reset Bit.							
	This bit alwa	ys reads as	s 0.					
	U: No effect.	orror bito ir			5			
Rit1	I. Reset the entry bits in LINUS I and LINUERR.							
Ditti	Set to 1 to te	erminate sle	ep mode bi	v sending a	wakeup sid	nal. The bit	will automa	atically be
	cleared to 0	by the LIN	controller.	,		,		
Bit0:	STREQ: Sta	rt Request	Bit (master	mode only	y).			
	1: Start a LI	V transmiss	ion. This sh	ould be set	t only after l	oading the ic	dentifier, da	ta length
	and data but	fer if neces	sary.					
	The bit is res	set to 0 upo	n transmiss	ion comple	tion or error	detection.		



SFR Definition 17.13. LIN0ST: LIN0 STATUS Register

R	R	R	R	R/W	R	R	R	Reset Value	
ACTIVE	IDLTOUT	ABORT	DTREQ	LININT	ERROR	WAKEUP	DONE	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0]	
							Address:	0x09 (indirect)	
Bit7:	ACTIVE: LIN	Bus Activi	ty Bit.						
	0: No transmission activity detected on the LIN bus.								
	1: Transmission activity detected on the LIN bus.								
Bit6:	IDLTOUT: B	us Idle Time	eout Bit (sla	ive mode o	only).				
	0: The bus has not been idle for four seconds.								
D:45.	1: NO DUS AC	tivity has b	een detecte	ed for four s	econas, bui	the bus is n	ot yet in Sie	ep mode.	
BIts		nted transn	hission sign	al (slave m t boon inter	ode only).	oppod Thio	hit is read	to 0 offer	
	U: The current transmission has not been interrupted or stopped. This bit is reset to U after								
		CH BREAK	CAN linal ut	efore the e	nd of the la	st transmissi	on or the S	TOP hit	
	(I INOCTRE 7) has been set								
Bit4:	DTREQ: Data Request bit (slave mode only)								
-	0: Data identifier has not been received.								
	1: Data iden	tifier has be	en received	d.					
Bit3:	LININT: Interrupt Request bit.								
	0: An interrupt is not pending. This bit is cleared by setting RSTINT (LIN0CTRL.3)								
	1: There is a pending LIN0 interrupt.								
Bit2:	ERROR: Communication Error Bit.							0)	
	0: No error has been detected. This bit is cleared by setting RSTERR (LIN0CTRL2)							2)	
Bit1.		as been de Vokoup Bit	lecled.						
DILI.	VIANEUF. Wakeup bil. 0: A wakeup signal is not being transmitted and has not been received								
	 A wakeup signal is heing transmitted or has been received. 								
Bit0:	DONE: Tran	smission C	omplete Bit			rou.			
	0: A transmission is not in progress or has not been started. This bit is cleared at the start of							the start of	
	a transmissio	on.							
	1: The current transmission is complete.								



SFR Definition 17.14. LIN0ERR: LIN0 ERROR Register

R	R	R	R	R	R	R	R	Reset Value
			SYNCH	PRTY	TOUT	CHK	BITERR	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							Address:	0x0A (indirect)
Bits7–5:	UNUSED. R	ead = 000k	o. Write = do	on't care.	. <u>.</u> .			
Bit4:	SYNCH: Synchronization Error Bit (slave mode only).							
	U: NO ERFOR WITH THE SYNCH FIELD has been detected.							
Bit3	DRTY: Parity Error Bit (slave mode only)							
Dito.	0. No parity error has been detected							
	1: A parity error has been detected.							
Bit2:	TOUT: Timeout Error Bit.							
	0: A timeout error has not been detected.							
	1: A timeout error has been detected. This error is detected whenever one of the following							
	conditions is met:							
	• I ne master is expecting data from a slave and the slave does not respond.							
	• The slave is expecting data but no data is transmitted on the bus. •Δ frame is not finished within the maximum frame length							
	•The application does not set the DTACK bit (I INOCTRI 4) or STOP bit (I INOCTRI 7) until the							
	end of the reception of the first byte after the identifier.							
Bit1:	CHK: Checksum Error Bit.							
	0: Checksum error has not been detected.							
-	1: Checksum error has been detected.							
Bit0:	BITERR: Bit	Iransmiss	ion Error Bil					
	U: NO ERFOR IN TRANSMISSION has been detected.							


SFR Definition 17.15. LIN0SIZE: LIN0 Message Size Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
ENHCH	K -	-	-		LINSI	ZE[3:0]		0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							Address	: 0x0B (indirect)		
								· · · ·		
Bit7:	ENHCHK: C	hecksum S	election Bit	_						
	0: Use the cl	assic, spec	ification 1.3	compliant	checksum.	Checksum	covers the o	data bytes.		
	1. Use the e	nhanced s	pecification	2 1 complia	ant checksu	m Checksi	im covers d	ata bytes		
	and protecte	d identifier	poomodion	2.1 00mpil						
Bit6_4		ead = 000h	Write = do	n't care						
Bit3_0		LINSIZE2_0: Data Eigld Size								
Dito-0.	0000: 0 data	bytes								
	0000: 0 data	bytes								
	0001. 1 uata	byte								
	0010. 2 uala	butes								
		bytes								
	0100: 4 data	bytes								
	0101: 5 data	bytes								
	0110: 6 data	bytes								
	0111: / data	bytes								
	1000: 8 data	bytes								
	1001-1110: F	RESERVED)							
	1111: Use th	e ID[1:0] bit	ts (LIN0ID[5	5:4]) to dete	rmine the da	ata length.				

SFR Definition 17.16. LIN0DIV: LIN0 Divider Register





SFR Definition 17.17. LIN0MUL: LIN0 Multiplier Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
PRE	SCL[1:0]		L	_INMUL[4:0]		DIV9	0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-	
							Address:	0x0D (indirect)	
Bit7–6 :	: PRESCL1–0 : LIN Baud Rate Prescaler Bits.								
	These bits are the baud rate prescaler bits.								
Bit5–1:	LINMUL4–0	: LIN Baud	Rate Multip	lier Bits.					
	These bits a	re the baud	rate multip	lier bits. The	ese bits are	not used ir	n slave mode	Э.	
Bit0 [.]	DIV9 I IN B	aud Rate D	ivider Most	Significant	Bit				
2	The most sic	nificant hit	of the boud	rate divide	The 8 leas	et eignifican	t hits are in		
						st significan		LINUDIV.	
	I ne valid rar	ige for the	divider is 20	0 to 511.					

SFR Definition 17.18. LIN0ID: LIN0 ID Register





18. Timers

Each MCU includes three counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and one is a 16-bit auto-reload timer for use with other device peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offer 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes	Timer 2 Modes	
13-bit counter/timer	16 bit timer with auto relead	
16-bit counter/timer		
8-bit counter/timer with auto-reload		
Two 8-bit counter/timers (Timer 0 only)	Two 8-bit timers with auto-reload	

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M– T0M) and the Clock Scale bits (SCA1–SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 18.3 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it must be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

18.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "10.4. Interrupt Register Descriptions" on page 101); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 10.4). Both counter/Timers operate in one of four primary modes selected by setting the Mode Select bits T1M1–T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

18.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "13.1. Priority Crossbar Decoder" on page 123 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is



clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 18.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 10.5. IT01CF: INT0/INT1 Configuration). Setting GATE0 to 1 allows the timer to be controlled by the external input signal INT0 (see Section "10.4. Interrupt Register Descriptions" on page 101), facilitating pulse width measurements.

TR0	GATE0	INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled
X = Don't C	are		

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal INT0 is used with Timer 1; the INT0 polarity is defined by bit IN1PL in register IT01CF (see SFR Definition 10.5. IT01CF: INT0/INT1 Configuration).



Figure 18.1. T0 Mode 0 Block Diagram



18.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see Section "10.5. External Interrupts" on page 105 for details on the external input signals INT0 and INT0).



Figure 18.2. T0 Mode 2 Block Diagram



18.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and UART. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.



Figure 18.3. T0 Mode 3 Block Diagram



SFR Definition 18.1. TCON: Timer Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit			
							SFR Address	Ox88			
Bit7:	TF1: Timer 1	Overflow I	-lag.								
	Set by hardw	vare when	Timer 1 ove	erflows. This	flag can b	e cleared by	software bu	ut is auto-			
	0: No Timer 1 overflow detected.										
	U: NO TIMER T OVERTIOW DETECTED.										
Bit6:	TR1: Timer 1	Run Cont	rol.								
	0: Timer 1 di	sabled.									
	1: Timer 1 er	nabled.									
Bit5:	TF0: Timer 0	Overflow I	-lag. Timo n 0 avva		flan an h		(1	.4 :4-			
	Set by hardw	ared when	the CPLL ve	erilows. This	Timer 0 in	e cleared by terrunt servi	ce routine	ul is auto-			
	0: No Timer	0 overflow	detected.			terrupt servi	ce routine.				
	1: Timer 0 ha	as overflow	ed.								
Bit4:	TR0: Timer 0	Run Cont	rol.								
	0: Timer 0 di	sabled.									
D:+2	1: Timer 0 er	abled.									
DILJ.	This flag is s	et by hardw	/are when a	n edae/leve	el of type de	efined by IT1	is detected	lt can be			
	cleared by so	oftware but	is automati	cally cleare	d when the	CPU vector	s to the Exte	ernal Inter-			
	rupt 1 servic	e routine if	IT1 = 1. Wł	nen IT1 = 0,	this flag is	set to 1 whe	en INT0 is a	ctive as			
	defined by bi	t IN1PL in i	register IT0	1CF (see S	FR Definitio	on 10.5. "IT(01CF: INT0/	INT1 Con-			
D:40.	figuration" or	n page 106). 								
BITZ:	This bit selec	te whether	the configu	ured INITO in	torrunt will	ha adaa or l	oval consitiv	INITO is			
	configured a	ctive low or	high by the	e IN1PL bit	in the IT01	CF register ((see SFR	0.1111013			
	Definition 10	.5. "IT01C	F: INTO/INT	1 Configura	ation" on pa	age 106).	N				
	0: INTO is lev	el triggere	d.								
D:44	1: INT0 is ed	lge triggere	d.								
BIU	This flag is s	r interrupt t et by hardw). Jare when a	n edae/leve	al of type de	fined by IT() is detected	lt can be			
	cleared by so	oftware but	is automati	cally cleare	d when the	CPU vector	s to the Exte	ernal Inter-			
	rupt 0 servic	e routine if	IT0 = 1. Wł	nen IT0 = 0,	this flag is	set to 1 whe	en INT0 is a	ctive as			
	defined by bi	t IN0PL in i	register IT0	1CF (see S	FR Definitio	on 10.5. "IT(01CF: INT0/	INT1 Con-			
D:40.	figuration" or	n page 106). La at								
BITU:	This bit selec	t o Type Se sts whether	the configu	ured INTO in	terrunt will	he edae or li	evel sensitiv	e INTO is			
	configured a	ctive low or	high by the	e INOPL bit	in register l	T01CF (see	SFR Defini	tion 10.5.			
	"IT <u>01C</u> F: IN1	0/INT1 Co	nfiguration"	on page 1	06).	, ,					
	0: INTO is lev	el triggere	d.								
	1: IN I U IS ed	ige triggere	α.								



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	J		
							SFR Address:	0x89		
Bit7:	GATE1: T	mer 1 Gat	e Control.							
	0: Timer 1	enabled w	/hen TR1 = 1 i	rrespective of	of INTO log	ic level.				
	1: Timer 1	enabled or	nly when TR1	= 1 AND INT	0 is active	as defined	by bit IN1PL	in register		
D:40	1101CF (s		efinition 10.5.	"I101CF: IN	10/IN11 C	onfiguration	n" on page 10)6).		
BITO	0. Timor E	nter/Timer	1 Select.	nted by alea	k dofinod l					
	1: Counter	Function:	Timer 1 increme	mented by cloc	iah-to-low t	transitions (on external ir	nut nin		
	(T1).	i unotion.		nonted by n	Igh to low			iput pili		
Bits5–4:	T1M1_T1	NO : Timer	1 Mode Select	t.						
	These bits	select the	Timer 1 opera	ation mode.						
	T1M1	T1M0		Mode						
	0	0	Mode 0: 13-b	it counter/tim						
	0	1	Mode 1: 16-b	Node 1: 16-bit counter/timer						
	1	0	Mode 2: 8-bit	counter/time	er with auto	o-reload				
	1	1	Mode 3: Time	r 1 inactive						
Bit3:	GATE0: T	mer 0 Gat	e Control.							
	0: Timer 0	enabled w	/hen TR0 = 1 i	rrespective of	of INTO log	ic level.				
	1: Timer 0	enabled or	nly when TR0	= 1 AND INT	0 is active	as defined	by bit IN0PL	in register		
	IT01CF (s	ee SFR De	efinition 10.5.	"IT01CF: IN	T0/INT1 Co	onfiguratior	n" on page 10)6).		
Bit2:	C/IU: Cou	nter/Timer	Select.	nted by alea	k dofined l					
	1: Counter	Eunction: T	Timer 0 increme	mented by cloc	iah-to-low t	transitions ((CNCON.3). on external ir	nut nin		
	(T0).	i unction.		nemed by n	Ign-to-low		on external i	iput pin		
Bits1–0:	T0M1-T0	NO : Timer	0 Mode Select	t.						
	These bits	select the	Timer 0 opera	ation mode.						
	T0M1	ТОМО		Mode)					
	0	0	Mode 0: 13-b	it counter/tim	ner					
	0	1	Mode 1: 16-b	it counter/tim	ner					
	1	0	Mode 2: 8-bit	counter/time	er with auto	-reload				
	1	1	Mode 3. Two	8 bit counter	r/timore					
				lode 3: Two 8-bit counter/timers						



SFR Definition 18.3. CKCON: Clock Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
_		T2MH	T2ML	T1M	TOM	SCA1	SCA0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_		
							SFR Address	: 0x8E		
Bit7–6:	RESERVE	D . Read = 0	b; Must write	e Ob.						
Bit5:	T2MH: Im	ier 2 High B	yte Clock Se	elect.	2 high hut	a if Timor 0 i	o oonfiguroo	l in anlit O		
	his bit selects the clock supplied to the nimer 2 night byte in timer 2 is configured in spill 8-									
	0: Timer 2	high byte us	es the clock	defined by	the T2XCI	_K bit in TMF	R2CN.			
	1: Timer 2	high byte us	es the syste	m clock.						
Bit4:	T2ML: Tim	er 2 Low By	te Clock Sel	ect.						
	This bit se	ects the clo	ck supplied t	o Timer 2. I	f Timer 2 is	s configured	in split 8-bit	timer		
	mode, this	bit selects t	he clock sup	plied to the	lower 8-bi	t timer.	001			
	0: Timer 2	low byte use	es the clock	defined by i	the T2XCL	K bit in TMR	2CN.			
Bit3	T. Timer Z	r 1 Clock Se	es ine sysier Nect	II CIUCK.						
Bito.	This select	the clock so	ource supplie	ed to Timer	1. T1M is i	gnored wher	n C/T1 is set	t to logic 1.		
	0: Timer 1	uses the clo	ck defined b	y the presc	ale bits, S	CA1-SCA0.		5		
	1: Timer 1	uses the sys	stem clock.							
Bit2:	TOM: Time	r 0 Clock Se	elect.							
	This bit se	ects the clo	ck source su	pplied to Ti	mer 0. TON	I is ignored	when C/T0 i	s set to		
	O' Counter	/Timor 0 use	s the clock (defined by t	he prescal	a hite SCA1	-9040			
	1: Counter	/Timer 0 use	es the system	n clock.	ne presca		-0070.			
Bits1–0:	SCA1-SC	A0 : Timer 0/	1 Prescale E	Bits.						
	These bits	control the	division of th	e clock sup	plied to Tin	ner 0 and Ti	mer 1 if conf	figured to		
	use presca	aled clock in	puts.							
	SCA1	SCA0	Presc	aled Clock						
	0	0 0			10					
	0				12					
	0		ystem clock		4					
	1	0 5	ystem clock	divided by	48					
	1	1 [E	xternal clock	divided by	8					
	Note: Exte	ernal clock d	ivided by 8 is	synchroniz	ed with					
	the syster	n clock.								



SFR Definition 18.4. TL0: Timer 0 Low Byte



SFR Definition 18.5. TL1: Timer 1 Low Byte



SFR Definition 18.6. TH0: Timer 0 High Byte



SFR Definition 18.7. TH1: Timer 1 High Byte





18.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode. Timer 2 can also be used in Capture Mode to measure the RTC0 clock frequency or the External Oscillator clock frequency.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external oscillator source divided by 8 is synchronized with the system clock.

18.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 18.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.



Figure 18.4. Timer 2 16-Bit Mode Block Diagram



18.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 18.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

Т2МН	T2XCLK	TMR2H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 18.5. Timer 2 8-Bit Mode Block Diagram



18.2.3. External Capture Mode

Capture Mode allows the external oscillator to be measured against the system clock. Timer 2 can be clocked from the system clock, or the system clock divided by 12, depending on the T2ML (CKCON.4) and T2XCLK bits. When a capture event is generated, the contents of Timer 2 (TMR2H:TMR2L) are loaded into the Timer 2 reload registers (TMR2RLH:TMR2RLL) and the TF2H flag is set. A capture event is generated by the falling edge of the clock source being measured, which is the external oscillator/8. By recording the difference between two successive timer capture values, the external oscillator frequency can be determined with respect to the Timer 2 clock. The Timer 2 clock should be much faster than the capture clock to achieve an accurate reading. Timer 2 should be in 16-bit auto-reload mode when using Capture Mode.

For example, if T2ML = 1b and TF2CEN = 1b, Timer 2 will clock every SYSCLK and capture every external clock divided by 8. If the SYSCLK is 24.5 MHz and the difference between two successive captures is 5984, then the external clock frequency is:

$$\frac{24.5 \text{ MHz}}{(5984/8)} = 0.032754 \text{ MHz or } 32.754 \text{ kHz}$$

This mode allows software to determine the external oscillator frequency when an RC network or capacitor is used to generate the clock source.



Figure 18.6. Timer 2 Capture Mode Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF2H	TF2L	TF2LEN	TF2CEN	T2SPLIT	TR2	—	T2XCLK	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit
							SFR Addres	s: 0xC8
it7:	TF2H: Time	r 2 High Byt	e Overflow	Flag.				
	Set by hard	ware when	the Timer 2	high byte ov	erflows fro	m 0xFF to	0x00. ln 16	bit mode,
	this will occu	ur when Tim	er 2 overflo	ws from 0xF	FFF to 0x0	000. Whei	n the Timer 2	2 interrupt is
	TE2L is not	ting this bit	causes the	CPU to vec	tor to the I	imer 2 inte	errupt servic	e routine.
kit6 [.]	TF2115 HOL	· 2 I ow Byte	Overflow I	-lan	anu must i		Dy Soliware	5.
	Set by hard	vare when t	the Timer 2	low byte ove	erflows fror	n 0xFF to	0x00. When	this bit is
	set, an inter	rupt will be g	generated if	TF2LEN is	set and Tin	ner 2 interi	rupts are ena	abled. TF2L
	will set wher	n the low by	te overflow	s regardless	of the Tim	er 2 mode	. This bit is r	not automat-
	ically cleare	d by hardwa	are.					
sit5:	TF2LEN: III	mer 2 Low E	Syte Interru	ot Enable.	rrunta If T		oot and Time	ar O intar
		abled an in	S TIMELZ L	ow byte inte	d when the	LOW PVte	of Timer 2 or	z = 2
	This bit shou	uld be clear	ed when op	erating Time	er 2 in 16-b	it mode.		vernows.
	0: Timer 2 L	ow Byte inte	errupts disa	bled.				
	1: Timer 2 L	ow Byte inte	errupts enal	oled.				
Sit4:	TF2CEN. Ti	mer 2 Capti	ure Enable.					
	0: Timer 2 c	apture mod	e disabled.					
i+2 ·		apture mod	e enabled. Modo Enab	lo				
nto.	When this b	it is set. Tim	ner 2 operat	ie. es as two 8-	bit timers v	with auto-r	eload	
	0: Timer 2 o	perates in 1	6-bit auto-r	eload mode.			orouu.	
	1: Timer 2 o	, perates as t	two 8-bit au	to-reload tim	ners.			
Sit2:	TR2: Timer :	2 Run Cont	rol.					
	This bit enal	bles/disable	s Timer 2. I	n 8-bit mode	e, this bit er	hables/dis	ables TMR2	H only;
	1 MR2L IS al	ways enabl	ed in this m	ode.				
	1. Timer 2 e	nabled						
Sit1:	Unused. Re	ead = 0b. W	rite = don't	care.				
SitO:	T2XCLK: Ti	mer 2 Exter	nal Clock S	elect.				
	This bit sele	cts the exte	rnal clock s	ource for Tir	ner 2. If Tir	mer 2 is in	8-bit mode,	this bit
	selects the	external osc	illator clock	source for b	oth timer b	oytes. How	vever, the Tir	ner 2 Clock
	Select bits (12MH and	12ML in reg	ister CKCOI	N) may still mor	be used t	o select bet	ween the
		xternal cloc	k selection	is the system	mer. n clock divi	ided by 12		
	The timer 2 A	~ · · · · · · · · · · · · · · · · · · ·					•	
	1: Timer 2 e	xternal cloc	k selection	is the extern	al clock div	ided bv 8		
	1: Timer 2 e	xternal cloc	k selection	is the extern	al clock div	/ided by 8		
	1: Timer 2 e	xternal cloc	k selection	is the extern	al clock div	vided by 8		
	1: Timer 2 e	xternal cloc	k selection	is the extern	al clock div	/ided by 8		
	1: Timer 2 e	xternal cloc	k selection	is the extern	al clock div	vided by 8		





SFR Definition 18.10. TMR2RLH: Timer 2 Reload Register High Byte



SFR Definition 18.11. TMR2L: Timer 2 Low Byte



SFR Definition 18.12. TMR2H Timer 2 High Byte





19. Programmable Counter Array (PCA0)

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "13.1. Priority Crossbar Decoder" on page 123 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of three modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "19.2. Capture/Compare Modules" on page 198). The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 19.1.

Important Note: The PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. **Access to certain PCA registers is restricted while WDT mode is enabled**. See Section "19.3. Watchdog Timer Mode" on page 204 for details.



Figure 19.1. PCA Block Diagram



19.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 19.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8*

Table 19.1. PCA Timebase Input Options

Note: External clock divided by 8 is synchronized with the system clock.







19.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 19.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note that PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 19.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
X	Х	1	0	0	0	0	X	Capture triggered by positive edge on CEXn
X	Х	0	1	0	0	0	X	Capture triggered by negative edge on CEXn
X	Х	1	1	0	0	0	X	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	X	Software Timer
Х	1	0	0	1	1	0	X	High Speed Output
Х	1	0	0	Х	1	1	X	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	X	0	1	X	16-Bit Pulse Width Modulator
X = Don'	t Care							

Table 19.2. PCA0CPM Register Settings for PCA Capture/Compare Modules



Figure 19.3. PCA Interrupt Block Diagram



19.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.



Figure 19.4. PCA Capture Mode Diagram

Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.



19.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



Figure 19.5. PCA Software Timer Mode Diagram



19.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



Figure 19.6. PCA High-Speed Output Mode Diagram

Note: The initial state of the Toggle output is logic 1 and is initialized to this state when the module enters High Speed Output Mode.



19.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 19.1.

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Equation 19.1. Square Wave Frequency Output

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



Figure 19.7. PCA Frequency Output Mode



19.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPHn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 19.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 19.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

Equation 19.2. 8-Bit PWM Duty Cycle

Using Equation 19.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



Figure 19.8. PCA 8-Bit PWM Mode Diagram



19.2.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 19.3.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$$

Equation 19.3. 16-Bit PWM Duty Cycle

Using Equation 19.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.





19.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 2 operates as a watchdog timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.



19.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 2 is forced into software timer mode.
- Writes to the Module 2 mode register (PCA0CPM2) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH2 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH2. Upon a PCA0CPH2 write, PCA0H plus the offset held in PCA0CPL2 is loaded into PCA0CPH2 (See Figure 19.10).



Figure 19.10. PCA Module 2 with Watchdog Timer Enabled

Note that the 8-bit offset held in PCA0CPH2 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 19.4, where PCA0L is the value of the PCA0L register at the time of the update.

 $Offset = (256 \times PCA0CPL2) + (256 - PCA0L)$

Equation 19.4. Watchdog Timer Offset in PCA Clocks

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH2 and PCA0H. Software may force a WDT reset by writing a 1 to the CCF2 flag (PCA0CN.2) while the WDT is enabled.



19.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a 0 to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL2 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to 1.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL2 defaults to 0x00. Using Equation 19.4, this results in a WDT timeout interval of 3072 system clock cycles. Table 19.3 lists some example timeout intervals for typical system clocks.

System Clock (Hz)	PCA0CPL2	Timeout Interval (ms)					
24,500,000	255	32.1					
24,500,000	128	16.2					
24,500,000	32	4.1					
18,432,000	255	42.7					
18,432,000	128	21.5					
18,432,000	32	5.5					
11,059,200	255	71.1					
11,059,200	128	35.8					
11,059,200	32	9.2					
3,062,500	255	257					
3,062,500	128	129.5					
3,062,500	32	33.1					
191,406 ²	255	4109					
191,406 ²	128	2070					
191,406 ²	32	530					
32,000	255	24576					
32,000	128	12384					
32,000	32	3168					
Notes: 1. Assumes SYSCLK / 12 as the PCA clock source, and a PCA0L							
value of $0x00$ at the update time.							

Table 19.3. Watchdog Timer Timeout Intervals¹

alue of 0x00 at the update time.

2. Internal oscillator reset frequency.



19.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

SFR Definition 19.1. PCA0CN: PCA Control

	D/M			D/M/			D/M	Posot Valuo		
		Reserved	Reserved	Reserved			CCEO			
		T Cool Veu	Reserved	Reserved	0012	0011		_00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Addressable		
							SFR Address	a: 0xD8		
Bit7:	CF: PCA Co	unter/Timer	r Overflow F	lag.						
	Set by hardw	vare when t	he PCA Co	unter/Timer	overflows f	rom 0xFFFI	F to 0x0000	. When the		
	Counter/Tim	er Overflow	(CF) interr	upt is enable	ed, setting	this bit caus	ses the CPL	J to vector		
	to the PCA i	nterrupt ser	vice routine	e. This bit is I	not automa	atically clear	ed by hard	ware and		
D:40.	must be clea	ared by soft	ware.							
BILO:	This bit on a	ounter/Time	r Run Contr a tha PCA (01. Countor/Tim	or					
		nter/Timer c	s uie FCA (lisabled	Sounder/ mm	сı.					
	1: PCA Cou	nter/Timer e	enabled							
Bits5–3:	Reserved.		ind bio di							
Bit2:	CCF2: PCA	CCF2: PCA Module 2 Capture/Compare Flag.								
	This bit is set by hardware when a match or capture occurs. When the CCF2 interrupt is									
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This									
	bit is not automatically cleared by hardware and must be cleared by software.									
Bit1:	CCF1: PCA Module 1 Capture/Compare Flag.									
	This bit is set by hardware when a match or capture occurs. When the CCF1 interrupt is									
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This									
Bit0 [.]	CCF0. PCA	bit is not automatically cleared by hardware and must be cleared by software.								
Dito.	This bit is se	t by hardwa	are when a	match or ca	oture occu	rs. When th	e CCF0 inte	errupt is		
	enabled, set	ting this bit	causes the	CPU to vec	tor to the F	CA interrup	t service ro	utine. This		
	bit is not automatically cleared by hardware and must be cleared by software.									



SFR Definition 19.2. PCA0MD: PCA Mode

R/W	R/W	R/W	F	र	R/W	R/W	R/W	R/W	Reset Value			
CIDL	WDTE	WDLC	К -	-	CPS2	CPS1	CPS0	ECF	01000000			
Bit7	Bit6	Bit5	Bi	t4	Bit3	Bit2	Bit1	Bit0				
							SFR Address: 0xD9					
Bit7 [.]	CIDL · PC	A Counter/	Timer Idle	e Cont	rol							
	Specifies	PCA behav	/ior when	CPU	is in Idle M	lode.						
	0: PCA continues to function normally while the system controller is in Idle Mode.								Э.			
	1: PCA operation is suspended while the system controller is in Idle Mode.											
Bit6:	WDTE: W	atchdog III	mer Enat		ad as the v	vatabdaa tir	nor					
	0. Watchd	og Timer d	isabled	2 15 056		vatchuog til	ner.					
	1: PCA M	odule 2 ena	abled as	Watch	dog Timer.							
Bit5:	WDLCK:	Watchdog ⁻	Timer Lo	ck	U							
	This bit lo	cks/unlocks	s the Wat	chdog	Timer Ena	able. When	WDLCK is	set, the Wa	atchdog			
	Limer may	/ not be dis	abled un	til the i	next syste	m reset.						
	1: Watchd	og Timer E og Timer F	nable un	cked	l.							
Bit4:	UNUSED	Read = 0b	o, Write =	don't	care.							
Bits3–1:	CPS2-CP	SO : PCA C	Counter/T	imer P	ulse Selec	st.						
	These bits	select the	timebas	e sourc	ce for the l	PCA counte	r.					
	CDS2	CDS1	CDSU			т	mahaaa					
	CPS2	CPS1	CPS0			T	imebase					
	CPS2	CPS1	CPS0	Syste	m clock di	Tivided by 12	imebase					
	CPS2 0 0	CPS1 0 0	CPS0 0 1	Syste Syste	m clock di	T vided by 12 vided by 4	mebase					
	CPS2 0 0 0	CPS1 0 0 1	CPS0 0 1 0	Syste Syste Timer	em clock di em clock di 0 overflov	T vided by 12 vided by 4 v	imebase					
	CPS2 0 0 0 0 0	CPS1 0 0 1 1	CPS0 0 1 0 1 1 1	Syste Syste Timer High- divide	em clock di em clock di 0 overflov to-low tran ed by 4)	Ti vided by 12 vided by 4 v sitions on E	i mebase	te = system	n clock			
	CPS2 0 0 0 0 1	CPS1 0 0 1 1 0	CPS0 0 1 0 1 1 0	Syste Syste Timer High- divide Syste	em clock di em clock di 0 overflov to-low tran ed by 4) em clock	T vided by 12 vided by 4 v sitions on E	i mebase ECI (max ra	te = system	n clock			
	CPS2 0 0 0 0 1 1	CPS1 0 1 1 0 0 0	CPS0 0 1 0 1 1 0 0	Syste Syste Timer High- divide Syste Extern	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock c	Tivided by 12 vided by 4 v sitions on E	ECI (max ra	te = system	n clock			
	CPS2 0 0 0 0 1 1 1	CPS1 0 1 1 0 0 0 1	CPS0 0 1 0 1 0 1 0 1 0	Syste Syste Timer High- divide Syste Extern Rese	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock c rved	T vided by 12 vided by 4 v sitions on E livided by 8	ECI (max ra	te = system	n clock			
	CPS2 0 0 0 1 1 1 1	CPS1 0 1 1 0 0 0 1 1 1	CPS0 0 1 0 1 0 1 1 0 1 0 1 1 0 1 1 1 1 0 1 1 1 1 0 1	Syste Syste Timer High- divide Syste Extern Reser Reser	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock c rved	Ti vided by 12 vided by 4 v sitions on E livided by 8	ECI (max ra	te = system	n clock			
	CPS2 0 0 0 1 1 1 1 1 1 Note: Ext	CPS1 0 1 1 0 0 0 1 1 1 ernal clock	CPS0 0 1 0 1 0 1 0 1 0 1 0 0	Syste Syste Timer High- divide Syste Extern Reser 8 is sy	em clock di em clock di to-low tran ed by 4) em clock nal clock c rved rved nchronized	Tivided by 12 vided by 4 v sitions on E livided by 8 with the syst	ECI (max ra	te = system	n clock			
	CPS2 0 0 0 1 1 1 Note:	CPS1 0 0 1 1 0 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1	CPS0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Syste Syste Timer High- divide Syste Extern Reser Reser 8 is sy	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock c rved rved nchronized	Tivided by 12 vided by 4 v sitions on E livided by 8 with the syst	ECI (max ra	te = system	n clock			
Bit0:	CPS2 0 0 0 1 1 1 ECF: PCA	CPS1 0 0 1 1 0 0 0 1 1 cernal clock of the the second s	CPS0 0 1 0 1 0 1 0 1 divided by imer Ove	Syste Syste Timer High- divide Syste Extern Rese Rese 8 is sy	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock d rved rved nchronized	Ti vided by 12 vided by 4 v sitions on E livided by 8 with the system nable.	ECI (max ra	te = system	n clock			
Bit0:	CPS2 0 0 0 0 1 1 1 1 ECF: PCA This bit set 0: Disable	CPS1 0 0 1 1 0 0 0 1 1 ernal clock of Counter/T ts the mas the CE int	CPS0 0 1 0 1 0 1 divided by imer Ove king of the	Syste Syste Timer High- divide Syste Extern Reset Reset 8 is sy erflow I	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock c rved rved nchronized	Tivided by 12 vided by 4 v sitions on E livided by 8 with the system nable. Timer Overf	ECI (max ra em clock.	te = system	n clock			
Bit0:	CPS2 0 0 0 0 1	CPS1 0 0 1 1 0 0 0 1 1 cernal clock of Counter/T ts the mas the CF into a PCA Cou	CPS0 0 1 0 1 0 1 0 1 divided by fimer Ove king of the errupt. unter/Tim	Syste Syste Timer High- divide Syste Extern Rese Rese 8 is sy erflow I ne PCA	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock c rved rved nchronized Interrupt E Counter/ erflow inter	Ti vided by 12 vided by 4 v sitions on E livided by 8 with the syst nable. Timer Overf rupt reques	ECI (max ra ECI (max ra em clock.	te = system terrupt.	n clock			
Bit0:	CPS2 0 0 0 0 1	CPS1 0 0 1 1 0 0 0 1 1 0 0 1 1 cernal clock of Counter/T ts the mas the CF into a PCA Cou	CPS0 0 1 0 1 0 1 divided by fimer Ove king of the errupt. unter/Tim	Syste Syste Timer High- divide Syste Extern Resel Resel 8 is sy erflow I ne PCA	em clock di em clock di 0 overflov to-low tran ed by 4) em clock nal clock c rved rved nchronized Interrupt E A Counter/ ⁷ erflow inter	Tivided by 12 vided by 4 v sitions on E livided by 8 with the system nable. Timer Overf rupt reques	ECI (max ra em clock. low (CF) int	te = system terrupt. (PCA0CN.7	n clock			
Bit0: Note: Wi	CPS2 0 0 0 0 1 1 1 1 1 Note: Ext ECF: PCA This bit se 0: Disable 1: Enable	CPS1 0 0 1 1 0 0 0 1 1 crnal clock of Counter/T of the mass the CF intra a PCA Counter OTE bit is signed he PCAOM	CPS0 0 1 0 1 0 1 0 1 divided by Timer Ove king of the errupt. unter/Timeset to 1, 1 ID regist	Syste Syste Timer High- divide Syste Extern Reser 8 is sy erflow I ne PCA er Ove the PC	m clock di m clock di 0 overflov to-low tran ed by 4) m clock nal clock c rved nchronized Interrupt E Counter/ erflow inter	Ti vided by 12 vided by 4 v sitions on E livided by 8 with the syst nable. Timer Overf rupt reques gister cann a Timer m	ECI (max ra ECI (max ra em clock. low (CF) int t when CF ot be mod ust first be	te = system terrupt. (PCA0CN.7 ified. To ch disabled.	7) is set.			



SFR Definition 19.3. PCA0CPMn: PCA Capture/Compare Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
PWM16	on ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000		
Bit7	Bit7 Bit6 Bit5		Bit4	Bit3	Bit2	Bit1	Bit0			
SFR Addre	ess: PCA0CPM0: (0xDA, PCA0C	PM1: 0xDB, P	CA0CPM2: 0x	DC					
Bit7:	PWM16n : 16	-bit Pulse V	Vidth Modu	lation Enabl	e.					
	This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1).									
	0: 8-bit PWM	selected.								
D:40.				h.]						
BILO:	This hit each	nparator FL	Inclion Ena	pie. vrotor functiv	on for DCA	modulo n				
		ies/uisables				module II.				
	1. Enabled									
Bit5	CAPPn: Can	ture Positiv	e Function	Enable						
Bitto.	This bit enab	les/disables	the positiv	e edge capt	ture for PC	A module n.				
	0: Disabled.									
	1: Enabled.									
Bit4:	CAPNn: Cap	ture Negati	ve Functior	n Enable.						
	This bit enab	les/disables	s the negati	ve edge cap	oture for PC	A module r	1.			
	0: Disabled.									
	1: Enabled.									
Bit3:	MATn: Match	Function E	Enable.							
	I his bit enab	les/disables	the match	function for	PCA modu	ile n. When	enabled, r	natches of		
	the PCA cour	nter with a i	nodule's ca	ipture/comp	are register	cause the	CCFn bit I	n PCA0MD		
	O: Dischlod	set to logic	; 1.							
	0. Disabled.									
Bit2 [.]	TOGn: Togal	e Function	Enable							
DILL.	This bit enab	les/disables	the togale	function for	PCA modu	ile n. When	enabled, r	matches of		
	the PCA cour	nter with a r	nodule's ca	pture/comp	are register	cause the	logic level	on the		
	CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency									
	Output Mode.									
	0: Disabled.									
	1: Enabled.									
Bit1:	PWMn: Pulse	e Width Mo	dulation Mo	de Enable.						
	I his bit enabl	es/disables	s the PVVIVI f			e n. vvnen e	enabled, a	puise width		
	modulated sig	uif DM/M16	ut on the Ci	EAN PIN. O-L	TOCn bit is	seu II PVVIV		area, 10-bit		
	mode is used if PVVM10h is set to logic 1. If the TOGh bit is also set, the module operates in Frequency Output Mode									
	n Disabled									
	1: Enabled.									
Bit0:	ECCFn: Cap	ture/Compa	are Flag Inte	errupt Enabl	e.					
	This bit sets t	he masking	of the Cap	, ture/Compa	are Flag (Co	CFn) interru	ipt.			
	0: Disable CO	CFn interrup	ots.		<u> </u>		-			
	1: Enable a Capture/Compare Flag interrupt request when CCFn is set.									



SFR Definition 19.4. PCA0L: PCA Counter/Timer Low Byte



SFR Definition 19.5. PCA0H: PCA Counter/Timer High Byte



SFR Definition 19.6. PCA0CPLn: PCA Capture Module Low Byte



SFR Definition 19.7. PCA0CPHn: PCA Capture Module High Byte





20. Device Specific Behavior

This chapter contains behavioral differences between the silicon revisions of C8051F52x/52xA/F53x/53xA devices.

These differences do not affect the functionality or performance of most systems and are described below.

20.1. Device Identification

The Part Number Identifier on the top side of the device package can be used for decoding device information. The first character of the trace code identifies the silicon revision. On C8051F52x-C/53x-C devices, the trace code (second line on the TSSOP-20 and DFN-10 packages; third line on the QFN-20 package) will begin with the letter "C". The "A" suffix at the end of the part number such as "C8051F530A" is only present on Revision B devices. All other revisions do not include this suffix. Figures 20.1, 20.2, and 20.3 show how to find the part number on the top side of the device package.





Figure 20.2. Device Package—QFN 20





Figure 20.3. Device Package—DFN 10

20.2. Reset Pin Behavior

The reset behavior differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices. The differences affect the state of the $\overline{\text{RST}}$ pin during a VDD Monitor reset.

On Revision A devices, a V_{DD} Monitor reset does not affect the state of the \overline{RST} pin. On Revision B and Revision C devices, a V_{DD} Monitor reset will pull the \overline{RST} pin low for the duration of the brownout condition.

20.3. Reset Time Delay

The reset time delay differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

On Revision A devices, the reset time delay will be as long as 80 ms following a power-on reset, meaning it can take up to 80 ms to begin code execution. Subsequent resets will not cause the long delay. On Revision B and Revision C devices, the startup time is around 350 μ s, specified as T_{PORDELAY} in Table 2.8, "Reset Electrical Characteristics," on page 33.

20.4. V_{DD} Monitors and V_{DD} Ramp Time

The number of V_{DD} monitors and definition of " V_{DD} ramp time" differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

On Revision A and Revision B devices, the only V_{DD} monitor present is the standard V_{DD} monitor (VDD-MON0). On these devices, the V_{DD} ramp time is defined as how fast V_{DD} ramps from 0 V to V_{RST} . Here, V_{RST} is the $V_{RST-LOW}$ threshold of VDDMON0 specified in Table 2.8, "Reset Electrical Characteristics," on page 33. The maximum V_{DD} ramp time for these devices is 1 ms; slower ramp times may cause the device to be released from reset before V_{DD} reaches the $V_{RST-LOW}$ level.

Revision C devices include two V_{DD} monitors: a standard V_{DD} monitor (VDDMON0) and a level-sensitive V_{DD} monitor (VDDMON1). See Section 11.2 on page 109 for more details. On these devices, the V_{DD} ramp time is defined as how fast V_{DD} ramps from 0 V to V_{RST1}. V_{RST1} is specified in Table 2.8, "Reset Electrical Characteristics," on page 33 as the threshold of the new level-sensitive V_{DD} monitor (VDD-MON1). This new V_{DD} monitor will hold the device in reset until V_{DD} reaches the V_{RST1} level irrespective of the length of the V_{DD} ramp time.

Note: Please refer to Section "11.2.1. VDD Monitor Thresholds and Minimum VDD" on page 109 for recommendations related to minimum V_{DD}.



20.5. V_{DD} Monitor (VDDMON0) High Threshold Setting

The calibration behavior of the internal voltage regulator (REG0) and its impact on V_{DD} monitor (VDD-MON0) high threshold setting differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

The following note applies to **Revision A and Revision B devices**: The output of the internal voltage regulator (REG0) is calibrated by the MCU immediately after any reset event. The output of the un-calibrated internal regulator could be below the high threshold setting ($V_{RST-HIGH}$) of the V_{DD} Monitor (VDDMON0). If this is the case <u>and</u> the V_{DD} Monitor is set to the high threshold setting <u>and</u> if the MCU receives a non-power on reset, the MCU will remain in reset until a power-on reset (POR) occurs (i.e. V_{DD} Monitor will keep the device in reset). A POR will force the V_{DD} Monitor to the low threshold setting which is guaranteed to be below the un-calibrated output of the internal regulator. The device will then exit reset and resume normal operation. It is for this reason Silicon Labs strongly recommends that the V_{DD} Monitor is always left in the low threshold setting (i.e., default value upon POR).

When programming the Flash in-system, the V_{DD} Monitor (VDDMON0) must be set to the high threshold setting. For the highest system reliability, the time the V_{DD} Monitor is set to the high threshold setting should be minimized (e.g., setting the V_{DD} Monitor to the high threshold setting just before the Flash write operation and then changing it back to the low threshold setting immediately after the Flash write operation).

The following note applies to **Revision C devices**: The output of the internal voltage regulator (REG0) is calibrated by the MCU immediately after a power-on reset (POR). This calibrated output setting will stay calibrated through any type of reset other than POR. Because of this change in behavior of REG0, the "low threshold" recommendation noted above for Revision A and Revision B devices does not apply to Revision C devices; the V_{DD} Monitor (VDDMON0) can be set to the high threshold as needed depending on the application.

20.6. Reset Low Time

The maximum reset low time differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

Reset low time is the duration for which the \overrightarrow{RST} pin is driven low by an external circuit while power is applied to the device. On Revision A and Revision B devices with assembly build date code earlier than 1124 (year 2011, work week 24), the reset low time should be a maximum of 1 second. For longer reset low times, a percentage of devices within a narrow range of temperatures (a 5 to 10 C window) may "lock up" and fail to execute code. The condition is cleared only by cycling power.

Revision B devices with assembly date code 1124 or later and Revision C devices do not have any restrictions on reset low time.

20.7. Internal Oscillator Suspend Mode

The required bias setting for the internal oscillator before entering suspend mode differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

On Revision A and Revision B devices, firmware must set the ZTCEN bit in REF0CN (SFR Definition 5.1) before entering suspend mode. If ZTCEN is not set to 1, there is a low probability of the device remaining in suspend even when a wake-up condition is triggered. On Revision C devices, this bit need not be set to 1 before entering suspend mode.



20.8. UART Pins

The location of the pins used by the serial UART interface differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

On Revision A devices, the TX and RX pins used by the UART interface are mapped to the P0.3 (TX) and P0.4 (RX) pins. Beginning with Revision B devices, the TX and RX pins used by the UART interface are mapped to the P0.4 (TX) and P0.5 (RX) pins.

Important Note: On Revision B and newer devices, the UART pins must be skipped if the UART is enabled in order for peripherals to appear on port pins beyond the UART on the crossbar. For example, with the SPI and UART enabled on the crossbar with the SPI on P1.0-P1.3, the UART pins must be skipped using P0SKIP for the SPI pins to appear correctly.

20.9. LIN

The LIN peripheral behavior differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices. The differences are:

20.9.1. Stop Bit Check

On Revision A devices, the stop bits of the fields in the LIN frame are not checked and no error is generated if the stop bits could not be sent or received correctly. On Revision B and Revision C devices, the stop bits are checked, and an error will be generated if the stop bit was not sent or received correctly.

20.9.2. Synch Break and Synch Field Length Check

On Revision A devices, the check of sync field length versus sync break length is incorrect. On Revision B and Revision C devices, the sync break length must be larger than 10 bit times (of the measured bit time) to enable the synchronization.



21. C2 Interface

C8051F52x/F52xA/F53x/F53xA devices include an on-chip Silicon Laboratories 2-Wire (C2) debug interface to allow Flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

21.1. C2 Interface Registers

The following describes the C2 registers necessary to perform Flash programming functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.

C2 Register Definition 21.1. C2ADD: C2 Address



C2 Register Definition 21.2. DEVICEID: C2 Device ID





C2 Register Definition 21.3. REVID: C2 Revision ID



C2 Register Definition 21.4. FPCTL: C2 Flash Programming Control



C2 Register Definition 21.5. FPDAT: C2 Flash Programming Data




21.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (/RST) and C2D (P0.1 or P0.6) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 21.1.



Figure 21.1. Typical C2 Pin Sharing

The configuration in Figure 21.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The /RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



DOCUMENT CHANGE LIST

Revision 0.3 to 0.4

- Updated all specification tables.
- Added 'F52xA and 'F53xA information.
- Updated the Selectable Gain section in the ADC section.
- Updated the External Crystal Example in the Oscillators section.
- Updated the LIN section.

Revision 0.4 to 0.5

- Updated all specification tables.
- Updated Figures 1.1, 1.2, 1.3, and 1.4.
- Updated Section 4 pinout diagrams and tables.

Revision 0.5 to 1.0

- Updated all specification tables and moved them to one section.
- Added Figure 3.1 and Figure 3.2.
- Updated Section 4 pinout diagrams and tables.
- Updated Figure 5.6.
- Added Figure 15.3.
- Updated equations in Section 17.
- Updated Figure 21.3.

Revision 1.0 to 1.1

- Updated Table 2.3, "ADC0 Electrical Characteristics," on page 29 with new Burst Mode Oscillator specification, new Power Supply Current maximum, and made corrections to Temperature Sensor Offset and Offset Error conditions.
- Updated Table 2.9, "Flash Electrical Characteristics," on page 34 with new Flash Write and Erase timing.
- Made correction in Equivalent Gain table in Section "4.4. Selectable Gain" on page 61.
- Updated Section "11.2. Power-Fail Reset / VDD Monitors (VDDMON0 and VDDMON1)" on page 109 regarding higher V_{DD} monitor threshold.

Revision 1.1 to 1.2

- Updated "Ordering Information" on page 14 and Table 1.1, "Product Selection Guide," on page 15 to include -A (Automotive) devices and automotive qualification information.
- Updated Table 2.3, "ADC0 Electrical Characteristics," on page 29 to include Temperature Sensor tracking time requirement and update INL maximum specification.
- Updated Figure 3.2. 'DFN-10 Package Diagram' on page 39 with new Pin-1 detail drawing.
- Updated Table 8.1, "CIP-51 Instruction Set Summary," on page 84 with correct CJNE and CPL timing.
- Updated "Power-Fail Reset / VDD Monitors (VDDMON0 and VDDMON1)" on page 109 to clarify the recommendations for the VDD monitor.

Note: All items from the C8051F52xA-F53xA Errata dated August 26, 2009 are incorporated into this data sheet.

Revision 1.2 to 1.3

■ Updated "System Overview" on page 13 with a voltage range specification for the internal oscillator.



- Updated Table 2.11 on page 35 with new conditions for the internal oscillator accuracy. The internal
 oscillator accuracy is dependent on the operating voltage range.
- Updated Section 2 to remove the internal oscillator curve across temperature diagram.
- Updated Figure "4.5 12-Bit ADC Burst Mode Example with Repeat Count Set to 4" on page 59 with new timing diagram when using CNVSTR pin.
- Updated SFR Definition 5.1 (REF0CN) with oscillator suspend requirement for ZTCEN.
- Updated SFR Definition 6.1 (REG0CN) with a new definition for Bit 6. The bit 6 reset value is 1b and must be written to 1b.
- Updated Section "8.3.3. Suspend Mode" on page 91 with note regarding ZTCEN.
- Updated Section "17. LIN (C8051F520/0A/3/3A/6/6A and C8051F530/0A/3/3A/6/6A)" on page 165 with a voltage range specification for the internal oscillator.

Revision 1.3 to 1.4

- Added 'AEC-Q100' qualification information on page 1.
- Changed page headers throughout the document from 'C8051F52x/F52xA/F53x/F53xA' to 'C8051F52x/53x'.
- Updated supply voltage to "2.0 to 5.25 V" on page 1 and in Section 1 on page 13.
- Corrected reference to development kit (C8051F530DK) in Section "1.2.4. On-Chip Debug Circuitry" on page 20.
- Updated minimum Supply Input Voltage (V_{REGIN}) for C8051F52x-C/F53x-C devices in Table 2.2 on page 27 and Table 2.6 on page 31.
- Updated digital supply current (I_{DD} and Idle I_{DD}) typical values for condition 'Clock = 25 MHz' in Table 2.2 on page 27.
- Updated I_{DD} Frequency Sensitivity and Idle I_{DD} Frequency Sensitivity values in Table 2.2 on page 27; removed Figure 2.1 and Figure 2.2 that used to provide the same frequency sensitivity slopes. Also removed IDD Supply Sensitivity and Idle IDD Supply Sensitivity typical values.
- Added Digital Supply Current (Stop or Suspend Mode) values at multiple temperatures Table 2.2 on page 27.
- Added a note in Table 2.3, "ADC0 Electrical Characteristics," on page 29 with reference to Section "4.4. Selectable Gain" on page 61; also added note to indicate that additional tracking time may be necessary if VDD is less than the minimum specified VDD.
- Split off temperature sensor specifications from Table 2.3 into a separate table Table 2.4; Updated temperature sensor gain and added supply current values.
- Added temperature condition for Bias Current specification in Table 2.6 on page 31.
- Updated Comparator Input Offset Voltage values in Table 2.7 on page 32.
- Updated VDD Monitor (VDDMON0) Low Threshold (V_{RST-LOW}) minimum value for C8051F52xA/F52x-C/F53xA/F53x-C devices in Table 2.8 on page 33.
- Updated VDD Monitor (VDDMON0) supply current values in Table 2.8 on page 33.
- Added specifications for the new level-sensitive VDD monitor (VDDMON1) to Table 2.8, "Reset Electrical Characteristics," on page 33 and also added notes to clarify the applicable V_{RST} theshold level.
- Added note in Table 2.9, "Flash Electrical Characteristics," on page 34 to describe the minimum flash programming temperature for –I (Industrial Grade) devices; Also added the same note and references to it in Section "12.1. Programming The Flash Memory" on page 114, Section "12.3. Non-volatile Data Storage" on page 118, and in SFR Definition 12.1 (PSCTL).
- Replaced minimum VDD value for Flash write/erase operations in Table 2.9 on page 34 with references to the V_{RST-HIGH} theshold specified in Table 2.8 on page 33.



C8051F52x/F52xA/F53x/F53xA

- Removed Output Low Voltage values for condition 'V_{REGIN} = 1.8 V' from Table 2.10, "Port I/O DC Electrical Characteristics," on page 34.
- Corrected minor typo ("IFCN = 111b") in Table 2.11, "Internal Oscillator Electrical Characteristics," on page 35.
- Removed the typical value and added the maximum value for the 'Wake-up Time From Suspend' specification with the 'ZTCEN = 0' condition in Table 2.11, "Internal Oscillator Electrical Characteristics," on page 35.
- Added Internal Oscillator Supply current values at specific temperatures for conditions 'ZTCEN = 1' and 'ZTCEN = 0' in Table 2.11, "Internal Oscillator Electrical Characteristics," on page 35. Also updated the table name to clarify that the specifications apply to the internal oscillator.
- Updated Section "1.1. Ordering Information" on page 14 and Table 1.1 with new C8051F52x-C/F53x-C part numbers.
- Updated Table 1.2, "Product Selection Guide (Not Recommended for New Designs)," on page 15 to include C8051F52xA/F53xA part numbers.
- Updated Figure 1.1, Figure 1.2, Figure 1.3, and Figure 1.4 titles to clarify applicable silicon revisions.
- Added figure references to pinout diagrams (Figure 3.1, Figure 3.4, and Figure 3.7) and updated labels to clarify applicable part numbers.
- Updated Table 3.1, Table 3.4, and Table 3.7 to indicate pinouts applicable to C8051F52x-C/F53x-C devices.
- Added note in Section "6. Voltage Regulator (REG0)" on page 75 to indicate the need for bypass capacitors for voltage regulator stability.
- Updated Figure 11.1 on Page 107 and text in Section "11.1. Power-On Reset" on page 108 and Section "11.2. Power-Fail Reset / VDD Monitors (VDDMON0 and VDDMON1)" on page 109 to describe the new level-sensitive V_{DD} monitor (VDDMON1).
- Updated SFR Definition 11.1. "VDDMON: VDD Monitor Control" on page 110 to include the VDM1EN bit (bit 4) that controls the new level-sensitive V_{DD} monitor (VDDMON1).
- Added notes in Section 11.1 on page 108, Section 11.2 on page 109, and Section 11.3 on page 111 with references to relevant parts of Section "20. Device Specific Behavior" on page 211.
- Moved some notes related to VDD Monitor (VDDMON0) High Threshold setting (V_{RST-HIGH}) from Section 11.2 on page 109 to Section 20.5 on page 213 in Section "20. Device Specific Behavior".
- Added Section "11.2.1. VDD Monitor Thresholds and Minimum VDD" on page 109 to describe the recommendations for minimum V_{DD} as it relates to the V_{DD} monitor thresholds.
- Clarified text in Section "11.7. Flash Error Reset" on page 111.
- Clarified text in items 2, 3 and 4 in Section "12.2.1. V_{DD} Maintenance and the V_{DD} monitor" on page 116 to reference appropriate specification tables and specify "VDDMON0".

Revision 1.4 to Revision 1.5

Updated Table 1.1 on page 15 and added Table 1.2 on page 16.

Revision 1.5 to Revision 1.6

• Updated Table 1.2 on page 16 and added Table 1.3 on page 17.

Revision 1.6 to Revision 1.7

Updated Table 1.1 on page 15 and Table 1.2 on page 16.







www.silabs.com/products



Quality www.silabs.com/quality



Support & Community www.silabs.com/community

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon La

Trademark Information

Silicon Laboratories Inc.[®], Silicon Laboratories[®], Silicon Labs[®], Silabs[®] and the Silicon Labs logo[®], Bluegiga[®], Bluegiga Logo[®], EFM[®], EFM32[®], EFR, Ember[®], Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals[®], WiSeConnect, n-Link, EZLink[®], EZRadio[®], EZRadio[®], Gecko[®], Gecko OS, Gecko OS Studio, Precision32[®], Simplicity Studio[®], Telegesis, the Telegesis Logo[®], USBXpress[®], Zentri, the Zentri logo and Zentri DMS, Z-Wave[®], and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

www.silabs.com