<span id="page-0-0"></span>

# 256-Position, One-Time Programmable, Dual-Channel, I<sup>2</sup>C Digital Potentiometers

## **FEATURES**

- ► 2-channel, 256-position potentiometers
- ► One-time programmable (OTP) set-and-forget resistance setting provides a low cost alternative to EEMEM
- ► Unlimited adjustments before OTP activation
- ► OTP overwrite allows dynamic adjustments with user defined preset
- $\blacktriangleright$  End-to-end resistance: 2.5 kΩ, 10 kΩ, and 100 kΩ
- ► [Compact 10-lead MSOP: 3 mm × 4.9 mm](#page-21-0)
- East settling time:  $t<sub>S</sub> = 5$  µs typical on power-up
- ► Full read/write of wiper register
- ► Power-on preset to midscale
- ► Extra package address decode pins: AD0 and AD1 ([AD5173\)](http://www.analog.com/ad5173?doc=ad5172_5713.pdf)
- ► Single supply: 2.7 V to 5.5 V
- ► Low temperature coefficient: 35 ppm/°C
- Eow power:  $I_{DD} = 6 \mu A$  maximum
- ► Wide operating temperature: −40°C to +125°C

### **APPLICATIONS**

- ► Systems calibration
- ► Electronics level setting
- ► Mechanical trimmers replacement in new designs
- ► Permanent factory PCB setting
- ► Transducer adjustment of pressure, temperature, position, chemical, and optical sensors
- ► RF amplifier biasing
- ► Gain control and offset adjustment

## **GENERAL DESCRIPTION**

The AD5172/AD5173 are dual-channel, 256-position, one-time programmable (OTP) digital potentiometers that employ fuse link technology to achieve memory retention of resistance settings. The digital potentiometer, VR, and RDAC terms are used interchangeably. OTP is a cost-effective alternative to EEMEM for users who do not need to program the digital potentiometer setting in memory more than once. These devices perform the same electronic adjustment function as mechanical potentiometers or variable resistors but with enhanced resolution, solid-state reliability, and superior low temperature coefficient performance.

TheAD5172/AD5173 are programmed using a 2-wire, I<sup>2</sup>C-compatible digital interface. Unlimited adjustments are allowed before permanently setting the resistance value. During OTP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

#### **Rev. K**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5172 AD5173.pdf&product=AD5172 AD5173&rev=K) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### **FUNCTIONAL BLOCK DIAGRAMS**



*Figure 1. AD5172 Functional Block Diagram*



*Figure 2. AD5173 Functional Block Diagram*

Unlike traditional OTP digital potentiometers, the AD5172/AD5173 have a unique temporary OTP overwrite feature that allows for new adjustments even after a fuse is blown. However, the OTP setting is restored during subsequent power-up conditions. This allows users to treat these digital potentiometers as volatile potentiometers with a programmable preset.

## **TABLE OF CONTENTS**





# **REVISION HISTORY**

#### **8/2024—Rev. J to Rev. K**



# <span id="page-2-0"></span>**ELECTRICAL CHARACTERISTICS: 2.5 KΩ**

 $V_{DD}$  = 5 V ± 10%, or 3 V ± 10%;  $V_A$  =  $V_{DD}$ ;  $V_B$  = 0 V; −40°C < T<sub>A</sub> < +125°C; unless otherwise noted.



<sup>1</sup> Typical specifications represent average readings at 25°C and  $V_{DD}$  = 5 V.

- <span id="page-3-0"></span> $2$  Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic.
- $V_A = V_{DD}$ ,  $V_B = 0$  V, wiper  $(V_W)$  = no connect.
- <sup>4</sup> Specifications apply to all VRs.
- $^{\rm 5}$  INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.
- $6$  Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
- <sup>7</sup> Guaranteed by design, but not subject to production test.
- 8 Measured at Terminal A. Terminal A is open circuited in shutdown mode.
- <sup>9</sup> The minimum voltage requirement on the V<sub>IH</sub> is 0.7 V × V<sub>DD</sub>. For example, V<sub>IH</sub> minimum = 3.5 V when V<sub>DD</sub> = 5 V. It is typical for the SCL and SDA resistors to be pulled up to V<sub>DD</sub>. However, care must be taken to ensure that the minimum V<sub>IH</sub> is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors.
- $10$  Different from the operating power supply; the power supply for OTP is used one time only.
- <sup>11</sup> Different from the operating current; the supply current for OTP lasts approximately 400 ms for one time only.
- <sup>12</sup> See [Figure 29](#page-11-0) for an energy plot during an OTP program.
- <sup>13</sup> P<sub>DISS</sub> is calculated from ( $I_{DD} \times V_{DD}$ ). CMOS logic level inputs result in minimum power dissipation.
- <sup>14</sup> All dynamic characteristics use  $V_{DD}$  = 5 V.

## **ELECTRICAL CHARACTERISTICS: 10 KΩ AND 100 KΩ**

 $V_{DD}$  = 5 V ± 10% or 3 V ± 10%;  $V_A$  =  $V_{DD}$ ;  $V_B$  = 0 V; -40°C < T<sub>A</sub> < +125°C; unless otherwise noted.

#### *Table 2.*



#### <span id="page-4-0"></span>*Table 2. (Continued)*



<sup>1</sup> Typical specifications represent average readings at 25°C and  $V_{DD}$  = 5 V.

 $2$  Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic.

 $V_A = V_{DD}$ ,  $V_B = 0$  V, wiper (V<sub>W</sub>) = no connect.

<sup>4</sup> Specifications apply to all VRs.

 $^{\rm 5}$  INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

- $6$  Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
- <sup>7</sup> Guaranteed by design, but not subject to production test.
- 8 Measured at Terminal A. Terminal A is open circuited in shutdown mode.
- <sup>9</sup> The minimum voltage requirement on the V<sub>IH</sub> is 0.7 V × V<sub>DD</sub>. For example, V<sub>IH</sub> minimum = 3.5 V when V<sub>DD</sub> = 5 V. It is typical for the SCL and SDA resistors to be pulled up to V<sub>DD</sub>. However, care must be taken to ensure that the minimum V<sub>IH</sub> is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors.
- <sup>10</sup> Different from the operating power supply; the power supply for OTP is used one time only.
- <sup>11</sup> Different from the operating current; the supply current for OTP lasts approximately 400 ms for one time only.
- <sup>12</sup> See [Figure 29](#page-11-0) for an energy plot during an OTP program.
- <sup>13</sup> P<sub>DISS</sub> is calculated from ( $I_{DD}$  × V<sub>DD</sub>). CMOS logic level inputs result in minimum power dissipation.
- <sup>14</sup> All dynamic characteristics use  $V_{DD}$  = 5 V.

## <span id="page-5-0"></span>**TIMING CHARACTERISTICS**

 $V_{DD}$  = 5 V ± 10%, or 3 V ± 10%;  $V_A$  =  $V_{DD}$ ;  $V_B$  = 0 V; −40°C < T<sub>A</sub> < +125°C; unless otherwise noted.



<sup>1</sup> See the timing diagrams for the locations of measured values (that is, see Figure 3 and [Figure 47](#page-17-0) to [Figure 50](#page-18-0)).

<sup>2</sup> The maximum t<sub>HD:DAT</sub> has to be met only if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.

#### **Timing Diagram**



*Figure 3. I2C Interface Detailed Timing Diagram*

#### <span id="page-6-0"></span>**ABSOLUTE MAXIMUM RATINGS**

 $T_A$  = 25°C, unless otherwise noted.

#### *Table 4.*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the junction to ambient thermal resistance, measured in a JEDEC natural convection environment.

 $\theta_{JB}$  is the junction to board thermal resistance, measured at a point on the board 1 mm from the package edge, along the package centerline, measured in a JEDEC  $\theta_{JB}$  environment.

#### *Table 5. Thermal Resistance*



<sup>1</sup> Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD-51.

#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**660** 

# <span id="page-7-0"></span>**PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**

**GPO** 

B <sub>2</sub> A1 AD5172 A <sub>2</sub> w2 <b>TOP VIEW</b> (Not to Scale) <b>SDA</b> <b>GND</b> <b>ISCL</b> $V_{DD}$	$B1$ 1	$\overline{10}$ W1
--	--------	--------------------

*Figure 4. AD5172 Pin Configuration*





$B1$ 1 AD0 $\sqrt{2}$ AD5173 $W2$ $\sqrt{3}$ <b>TOP VIEW</b> (Not to Scale) GND $V_{DD}$ 5	10 W1 B <sub>2</sub> AD <sub>1</sub> <b>SDA</b> SCL
--	---

*Figure 5. AD5173 Pin Configuration*





<span id="page-8-0"></span>









*Figure 8. INL vs. Code vs. Temperature*



*Figure 9. DNL vs. Code vs. Temperature*







*Figure 11. DNL vs. Code vs. Supply Voltages*















*Figure 15. Zero-Scale Error vs. Temperature*



*Figure 16. Supply Current vs. Temperature*



*Figure 17. Rheostat Mode Tempco ΔRWB/ΔT vs. Code*

<span id="page-10-0"></span>

*Figure 18. AD5172 Potentiometer Mode Tempco ΔVWB/ΔT vs. Code*



*Figure 19. Gain vs. Frequency vs. Code, RAB = 2.5 kΩ*



*Figure 20. Gain vs. Frequency vs. Code, RAB = 10 kΩ*



*Figure 21. Gain vs. Frequency vs. Code, RAB = 100 kΩ*



*Figure 22. −3 dB Bandwidth at Code = 0x80*



*Figure 23. Supply Current vs. Digital Input Voltage*

<span id="page-11-0"></span>



*Figure 27. Midscale Glitch, Code 0x80 to Code 0x7F*



*Figure 28. Large-Signal Settling Time*



*Figure 29. OTP Program Energy for Single Fuse*

# <span id="page-12-0"></span>**TEST CIRCUITS**

Figure 30 to Figure 37 illustrate the test circuits that define the test conditions used in the product specification tables (see [Table 1](#page-2-0) and [Table 2\)](#page-3-0).











#### *Figure 32. Wiper Resistance*



*Figure 33. Power Supply Sensitivity (PSS, PSSR)*



*Figure 34. Test Circuit for Gain vs. Frequency*



#### *Figure 35. Incremental On Resistance*



**NC = NO CONNECT** 



 $\overline{21}$ 



*Figure 37. Analog Crosstalk*

<span id="page-13-0"></span>

*Figure 38. Detailed Functional Block Diagram*

The AD5172/AD5173 are 256-position, digitally controlled variable resistors (VRs) that employ fuse link technology to achieve memory retention of the resistance setting.

An internal power-on preset places the wiper at midscale during power-on. If the OTP function is activated, the device powers up at the user-defined permanent setting.

# **ONE-TIME PROGRAMMING (OTP)**

Prior to OTP activation, the AD5172/AD5173 presets to midscale during initial power-on. After the wiper is set to the desired position, the resistance can be permanently set by programming the T bit high, with the proper coding (see  $\overline{\text{Table 9}}$  $\overline{\text{Table 9}}$  $\overline{\text{Table 9}}$  and  $\overline{\text{Table 10}}$ ), and one-time  $V_{DD-OTP}$ . The fuse link technology of the AD517x family of digital potentiometers requires  $V_{DD-0TP}$  to be between 5.6 V and 5.8 V to blow the fuses to achieve a given nonvolatile setting. However, during operation,  $V_{DD}$  can be 2.7 V to 5.5 V. As a result, an external supply is required for one-time programming. The user is allowed only one attempt to blow the fuses. If the user fails to blow the fuses during this attempt, the structure of the fuses can change such that they may never be blown, regardless of the energy applied during subsequent events. For details, see the [Power Supply Considerations](#page-15-0) section.

The device control circuit has two validation bits, E1 and E0, that can be read back to check the programming status (see Table 8). Users should always read back the validation bits to ensure that the fuses are properly blown. After the fuses are blown, all fuse latches are enabled upon subsequent power-on; therefore, the output corresponds to the stored setting. Figure 38 shows a detailed functional block diagram.

#### *Table 8. Validation Status*



#### **PROGRAMMING THE VARIABLE RESISTOR AND VOLTAGE**

#### **Rheostat Operation**

The nominal resistance of the RDAC between Terminal A and Terminal B is available in 2.5 kΩ, 10 kΩ, and 100 kΩ. The nominal resistance  $(R_{AB})$  of the VR has 256 contact points accessed by the wiper terminal and the B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings.



*Figure 39. Rheostat Mode Configuration*

Assuming a 10 k $\Omega$  part is used, the first connection of the wiper starts at the B terminal for Data 0x00. Because there is a 160  $\Omega$ wiper contact resistance, such a connection yields a minimum of 320  $\Omega$  (2 × 160  $\Omega$ ) resistance between Terminal W and Terminal B. The second connection is the first tap point, which corresponds to 359 Ω (R<sub>WB</sub> = R<sub>AB</sub>/256 + 2 × R<sub>W</sub> = 39 Ω + 2 × 160 Ω) for Data 0x01. The third connection is the next tap point, representing 398  $\Omega$  (2 × 39  $\Omega$  + 2 × 160  $\Omega$ ) for Data 0x02, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10281 Ω ( $R_{AB}$  – 1 LSB + 2 ×  $R_W$ ).

<span id="page-14-0"></span>

*Figure 40. AD5172/AD5173 Equivalent RDAC Circuit*

The general equation that determines the digitally programmed output resistance between W and B is

$$
R_{WB}(D) = \frac{D}{256} \times R_{AB} + 2 \times R_W \tag{1}
$$

where:

*D* is the decimal equivalent of the binary code loaded in the 8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

*R<sup>W</sup>* is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if R<sub>AB</sub> is 10 kΩ and the A terminal is open circuited, the output resistance,  $R_{WR}$ , is set according to the RDAC latch codes, as listed in Table 9.

#### *Table 9. Codes and Corresponding R<sub>WB</sub> Resistance*



Note that in the zero-scale condition, a finite wiper resistance of 160  $Ω$  is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact may occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance,  $R_{WA}$ . When these terminals are used, the B terminal can be opened. Setting the resistance value for  $R_{WA}$  starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$
R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + 2 \times R_W \tag{2}
$$

When R<sub>AB</sub> is 10 kΩ and the B terminal is open circuited, the output resistance,  $R_{WA}$ , is set according to the RDAC latch codes, as listed in Table 10.

#### *Table 10. Codes and Corresponding RWA Resistance*



Typical device-to-device matching is process lot dependent and can vary up to ±30%. Because the resistance element is processed using thin film technology, the change in  $R_{AB}$  with temperature has a very low temperature coefficient of 35 ppm/°C.

#### **PROGRAMMING THE POTENTIOMETER DIVIDER**

#### **Voltage Output Operation**

The digital potentiometer easily generates a voltage divider at wiper to B and at wiper to A, proportional to the input voltage at A to B. Unlike the polarity of  $V_{DD}$  to GND, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity.



*Figure 41. Potentiometer Mode Configuration*

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper to B, starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at  $V_W$  with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$
V_W(D) = \frac{D}{256}V_A + \frac{256 - D}{256}V_B
$$
\n(3)

A more accurate calculation, which includes the effect of wiper resistance,  $V_W$ , is

$$
V_W(D) = \frac{R_{WB}(D)}{R_{AB}}V_A + \frac{R_{WA}(D)}{R_{AB}}V_B
$$
\n(4)

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Unlike in the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors,  $R_{WA}$  and  $R_{WB}$ , not on the absolute values. Therefore, the temperature drift reduces to 15 ppm/°C.

#### <span id="page-15-0"></span>**ESD PROTECTION**

All digital inputs, SDA, SCL, AD0, and AD1, are protected with a series input resistor and parallel Zener ESD structures, as shown in Figure 42 and Figure 43.



*Figure 42. ESD Protection of Digital Pins*



*Figure 43. ESD Protection of Resistor Terminals*

#### **TERMINAL VOLTAGE OPERATING RANGE**

The AD5172/AD5173 to GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminal A, Terminal B, and Terminal W that exceed  $V_{DD}$  or GND are clamped by the internal forwardbiased diodes (see Figure 44).



*Figure 44. Maximum Terminal Voltages Set by V<sub>DD</sub> and GND* 

#### **POWER-UP SEQUENCE**

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 44), it is important to power  $V_{DD}/GND$  before applying voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that  $V_{DD}$  is powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is GND,  $V_{DD}$ , digital inputs, and then  $V_A/V_B/V_W$ . The relative order of powering  $V_A$ ,  $V_B$ ,  $V_W$ , and the digital inputs is not important, as long as they are powered after  $V_{DD}/GND$ .

## **POWER SUPPLY CONSIDERATIONS**

To minimize the package pin count, both the one-time programming and normal operating voltage supplies are applied to the same  $V_{DD}$  terminal of the device. The AD5172/AD5173 employ fuse link technology that requires 5.6 V to 5.8 V to blow the internal fuses to achieve a given setting, but normal  $V_{DD}$  can be 2.7 V to 5.5 V. Such dual-voltage requirements need isolation between the supplies if  $V_{DD}$  is lower than the required  $V_{DD-OTP}$ . The fuse programming

supply (either an on-board regulator or rack-mount power supply) must be rated at 5.6 V to 5.8 V and must be able to provide a 100 mA transient current for 400 ms for successful one-time programming. When programming is completed, the  $V_{DD-OTP}$  supply must be removed to allow normal operation at 2.7 V to 5.5 V; the device consumes only microamps of current.



*Figure 45. Isolate 5.7 V OTP Supply from 2.7 V Normal Operating Supply*

For example, for those who operate their systems at 2.7 V, use of the bidirectional, low threshold, P-channel MOSFETs is recommended for the isolation of the supply. As shown in Figure 45, this assumes that the 2.7 V system voltage is applied first and that the P1 and P2 gates are pulled to ground, thus turning on P1 and then P2. As a result,  $V_{DD}$  of the AD5172/AD5173 approaches 2.7 V. When the AD5172/AD5173 setting is found, the factory tester applies the  $V_{DD-OTP}$  to both the  $V_{DD}$  and the MOSFET gates, thus turning P1 and P2 off. To program the AD5172/AD5173 while the 2.7 V source is protected, execute the OTP command at this time. When the OTP is completed, the tester withdraws the  $V_{DD-OTP}$ , and the setting of the AD5172/AD5173 is fixed permanently.

The AD5172/AD5173 achieve the OTP function by blowing internal fuses. Always apply the 5.6 V to 5.8 V one-time program voltage requirement at the first fuse programming attempt. Failure to comply with this requirement may lead to changing the fuse structures, rendering programming inoperable.

Care should be taken when SCL and SDA are driven from a low voltage logic controller. Users must ensure that the logic high level is between 0.7 V  $\times$  V<sub>DD</sub> and V<sub>DD</sub> + 0.5 V.

Poor PCB layout introduces parasitics that can affect fuse programming. Therefore, it is recommended to add a 1 µF to 10 µF tantalum capacitor in parallel with a 1 nF ceramic capacitor as close as possible to the VDD pin. The type and value chosen for both capacitors are important. These capacitors work together to provide both fast responsiveness and large supply current handling with minimum supply droop during transients. As a result, these capacitors increase the OTP programming success by not inhibiting the proper energy needed to blow the internal fuses. Additionally, C1 minimizes transient disturbance and low frequency ripple, whereas C2 reduces high frequency noise during normal operation.

<span id="page-16-0"></span>

*Figure 46. Power Supply Bypassing*

#### **LAYOUT CONSIDERATIONS**

In PCB layout, it is a good practice to employ compact, minimum lead length design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.

#### <span id="page-17-0"></span>**WRITE MODE**





# **SDA BITS DESCRIPTIONS**

#### *Table 15. SDA Bits Descriptions*



#### **I <sup>2</sup>C CONTROLLER PROGRAMMING**

#### **Write Bit Patterns**



*Figure 47. Writing to the RDAC Register—AD5172*

<span id="page-18-0"></span>



*Figure 50. Reading Data from a Previously Selected RDAC Register in Write Mode—AD5173*

## <span id="page-19-0"></span>**I <sup>2</sup>C-COMPATIBLE, 2-WIRE SERIAL BUS**

This section describes how the 2-wire,  $1^2C$ -compatible serial bus protocol operates.

The controller initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see [Figure 47](#page-17-0) and [Figure 48\)](#page-18-0). The following byte is the target address byte, which consists of the target address followed by an  $R/\overline{W}$  bit (this bit determines whether data is read from or written to the target device). The [AD5172](http://www.analog.com/ad5172?doc=ad5172_5173.pdf) has a fixed target address byte, whereas the [AD5173](http://www.analog.com/ad5173?doc=ad5172_5713.pdf) has two configurable address bits, AD0 and AD1 (see [Figure 47](#page-17-0) and [Figure 48](#page-18-0)).

The target whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the  $R/\overline{W}$  bit is high, the controller reads from the target device. If the  $R/\overline{W}$  bit is low, the controller writes to the target device.

In write mode, the second byte is the instruction byte. The first bit (MSB) of the instruction byte is the RDAC subaddress select bit. Logic low selects Channel 1; logic high selects Channel 2.

The second MSB, SD, is a shutdown bit. A logic high causes an open circuit at Terminal A while shorting the wiper to Terminal B. This operation yields almost 0  $\Omega$  in rheostat mode or 0 V in potentiometer mode. It is important to note that the shutdown operation does not disturb the contents of the register. When brought out of shutdown, the previous setting is applied to the RDAC. In addition, during shutdown, new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting is applied to the RDAC.

The third MSB, T, is the OTP programming bit. A logic high blows the polyfuses and programs the resistor setting permanently. The OTP program time is 400 ms.

The fourth MSB must always be at Logic 0.

The fifth MSB, OW, is an overwrite bit. When raised to a logic high, OW allows the RDAC setting to be changed even after the internal fuses are blown. However, when OW is returned to Logic 0, the position of the RDAC returns to the setting prior to the overwrite. Because OW is not static, if the device is powered off and on, the RDAC presets to midscale or to the setting at which the fuses were blown, depending on whether the fuses had been permanently set.

The remainder of the bits in the instruction byte are don't cares (see [Figure 47](#page-17-0) and [Figure 48\)](#page-18-0).

After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see [Figure 3](#page-5-0)).

In read mode, the data byte follows immediately after the acknowledgment of the target address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference from the write mode, where there are eight data bits followed by an acknowledge bit). Similarly, transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see [Figure 49](#page-18-0) and [Figure 50](#page-18-0)).

Note that the channel of interest is the one that is previously selected in write mode. If users need to read the RDAC values of both channels, they must program the first channel in write mode and then change to read mode to read the first channel value. After that, the user must return to write mode with the second channel selected and read the second channel value in read mode. It is not necessary for users to issue the Frame 3 data byte in write mode for subsequent readback operations. Refer to [Figure 49](#page-18-0) and [Figure](#page-18-0) [50](#page-18-0) for the programming format.

Following the data byte, the validation byte contains two validation bits, E0 and E1 (see [Table 8](#page-13-0)). These bits signify the status of the one-time programming (see [Figure 49](#page-18-0) and [Figure 50\)](#page-18-0).

After all data bits are read or written, the controller establishes a stop condition. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In write controller, the controller pulls the SDA line high during the  $10<sup>th</sup>$  clock pulse to establish a stop condition (see [Figure 47](#page-17-0) and [Figure 48](#page-18-0)). In read mode, the controller issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The controller brings the SDA line low before the  $10<sup>th</sup>$  clock pulse and then brings the SDA line high to establish a stop condition (see [Figure 49](#page-18-0) and [Figure](#page-18-0) [50](#page-18-0)).

A repeated write function provides the user with the flexibility of updating the RDAC output multiple times after addressing and instructing the part only once. For example, after the RDAC has acknowledged its target address and instruction bytes in write mode, the RDAC output is updated on each successive byte. If different instructions are needed, however, the write/read mode must restart with a new target address, instruction, and data byte. Similarly, a repeated read function of the RDAC is also allowed.

## **Multiple Devices on One Bus (AD5173 Only)**

[Figure 51](#page-20-0) shows four [AD5173](http://www.analog.com/ad5173?doc=ad5172_5713.pdf) devices on the same serial bus. Each has a different target address because the states of the AD0 and AD1 pins are different. This allows each device on the bus to be written to or read from independently. The controller device output bus line drivers are open-drain pull-downs in a fully I <sup>2</sup>C-compatible interface.

<span id="page-20-0"></span>

*Figure 51. Multiple AD5173 Devices on One I2C Bus*

#### **LEVEL SHIFTING FOR DIFFERENT VOLTAGE OPERATION**

If the SCL and SDA signals come from a low voltage logic controller and are below the minimum V<sub>IH</sub> level (0.7 V × V<sub>DD</sub>), level shift the signals for read/write communications between the AD5172/ AD5173 and the controller. Figure 52 shows one of the implementations. For example, when SDA1 is at 2.5 V, M1 turns off, and SDA2 becomes 5 V. When SDA1 is at 0 V, M1 turns on, and SDA2 approaches 0 V. As a result, proper level shifting is established. It is best practice for M1 and M2 to be low threshold N-channel power MOSFETs, such as the FDV301N from On Semiconductor.



*Figure 52. Level Shifting for Different Voltage Operation*

# <span id="page-21-0"></span>**OUTLINE DIMENSIONS**



For the latest package outline information and land patterns (footprints), go to [Package Index.](https://www.analog.com/en/resources/packaging-quality-symbols-footprints/package-index.html)

Updated: October 12, 2021

# **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

# **RAB OPTIONS**



 $1 Z =$  RoHS Compliant Part.

<sup>2</sup> The part has a YWW or #YWW label and an assembly lot number label on the bottom side of the package. The Y shows the year that the part was made, for example, Y = 5 means the part was in 2005. WW shows the work week that the part was made.

## **EVALUATION BOARDS**



 $1 Z =$  RoHS Compliant Part.

I <sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

