3.3 V/5 V ECL 1:2 Differential Fanout Buffer

MC10EP11, MC100EP11

Description

The MC10/100EP11 is a differential 1:2 fanout buffer. The device is pin and functionally equivalent to the LVEL11 device. With AC performance much faster than the LVEL11 device, the EP11 is ideal for applications requiring the fastest AC performance available.

The 100 Series contains temperature compensation.

Features

- 220 ps Typical Propagation Delay
- Maximum Clock Frequency > 3 GHz Typical
- PECL Mode Operating Range:
 - $V_{CC} = 3.0 \text{ V}$ to 5.5 V with $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:
 - $V_{CC} = 0$ V with $V_{EE} = -3.0$ V to -5.5 V
- Open Input Default State
- Safety Clamp on Inputs
- Q Outputs Will Default LOW with Inputs Open or at $V_{\rm EE}$
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com

TSSOP-8

DT SUFFIX

CASE


948R-02





SOIC-8 NB D SUFFIX CASE 751-07

DFN-8 MN SUFFIX CASE 506AA



(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.




Table 1. PIN DESCRIPTION

PIN	FUNCTION
D*, <u>D</u> **	ECL Data Inputs
Q0, <u>Q0</u> , Q1, <u>Q1</u>	ECL Data Outputs
V _{CC}	Positive Supply
V _{EE}	Negative Supply
EP	(DFN-8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open.

* Pins will default LOW when left open.

** Pins will default to high when left open.

Table 2. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37.5 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 4 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Pb-Free Pkg
SOIC-8 NB TSSOP-8 DFN-8	Level 1 Level 3 Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	73 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	•

1. For additional information, see Application Note <u>AND8003/D</u>.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V_{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 _6	V
I _{out}	Output Current	Continuous Surge		50 100	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB	190 130	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8	185 140	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN-8	129 84	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 1)	DFN-8	35 to 40	°C/W
T _{sol}	Wave Solder (Pb-Free)	<2 to 3 sec @ 260°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

Table 4. 10EP DC CHARACTERISTICS, PECL (V_{CC} = 3.3 V, V_{EE} = 0 V (Note 1))

		−40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Negative Power Supply Current	20	29	37	20	30	39	22	31	40	mA
V _{OH}	Output HIGH Voltage (Note 2)	2165	2290	2415	2230	2355	2480	2290	2415	2540	mV
V _{OL}	Output LOW Voltage (Note 2)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
VIH	Input HIGH Voltage (Single-Ended)	2090		2415	2155		2480	2215		2540	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1365		1690	1430		1755	1490		1815	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)	2.0		3.3	2.0		3.3	2.0		3.3	V
I _{IH}	Input HIGH Current			150			150			150	μA
IIL	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.3 V to -2.2 V. 2. All loading with 50 Ω to V_{CC} - 2.0 V. 3. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

		-40°C				25°C			85°C		Unit
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Negative Power Supply Current	20	29	37	20	30	39	22	31	40	mA
V _{OH}	Output HIGH Voltage (Note 2)	3865	3990	4115	3930	4055	4180	3990	4115	4240	mV
V _{OL}	Output LOW Voltage (Note 2)	3065	3190	3315	3130	3255	3380	3190	3315	3440	mV
VIH	Input HIGH Voltage (Single-Ended)	3790		4115	3855		4180	3915		4240	mV
VIL	Input LOW Voltage (Single-Ended)	3065		3390	3130		3455	3190		3515	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)	2.0		5.0	2.0		5.0	2.0		5.0	V
I _{IH}	Input HIGH Current			150			150			150	μA
Ι _{ΙL}	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

Table 5. 10EP DC CHARACTERISTICS, PECL (V_{CC} = 5.0 V, V_{EE} = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V_{CC}. 2. All loading with 50 Ω to V_{CC} – 2.0 V.

3. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

			–40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I_{EE}	Negative Power Supply Current	20	29	37	20	30	39	22	31	40	mA
V _{OH}	Output HIGH Voltage (Note 2)	-1135	-1010	-885	-1070	-945	-820	-1010	-885	-760	mV
V _{OL}	Output LOW Voltage (Note 2)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
VIH	Input HIGH Voltage (Single-Ended)	-1210		-885	-1145		-820	-1085		-760	mV
VIL	Input LOW Voltage (Single-Ended)	-1935		-1610	-1870		-1545	-1810		-1485	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)	V _{EE}	V _{EE} + 2.0		V _{EE}	+ 2.0	0.0	V _{EE}	+ 2.0	0.0	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

Table 6. 10EP DC CHARACTERISTICS. NECL (V_{CC} = 0 V: V_{EE} = -5.5 V to -3.0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V_{CC}. 2. All loading with 50 Ω to V_{CC} – 2.0 V.

3. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Unit

mΑ

mV

mV

mV

mV

V

μA

μA

–40°C 25°C 85°C Min Тур Max Min Typ Max Min Typ Max Symbol Characteristic Negative Power Supply Current 26 35 44 26 35 44 26 35 46 I_{FF} Output HIGH Voltage (Note 2) 2155 VOH 2280 2405 2155 2280 2405 2155 2280 2405 VOL Output LOW Voltage (Note 2) 1355 1480 1605 1355 1480 1605 1355 1480 1605 Input HIGH Voltage (Single-Ended) VIH 2075 2075 2420 2420 2075 2420 1355 VIL Input LOW Voltage (Single-Ended) 1675 1355 1675 1355 1675 Input HIGH Voltage Common Mode Range 3.3 VIHCMR 2.0 3.3 2.0 3.3 2.0 (Differential Configuration) (Note 3) Input HIGH Current 150 150 150 I_{H} Input LOW Current Ι_{ΙL} D 0.5 0.5 0.5 D -150 -150 -150

Table 7. 100EP DC CHARACTERISTICS, PECL (V_{CC} = 3.3 V, V_{EE} = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.3 V to -2.2 V.

2. All loading with 50 Ω to V_{CC} – 2.0 V.

3. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

		-40°C			25°C				85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
I_{EE}	Negative Power Supply Current	26	35	44	26	35	44	26	35	46	mA	
V _{OH}	Output HIGH Voltage (Note 2)	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV	
V _{OL}	Output LOW Voltage (Note 2)	3055	3180	3305	3055	3180	3305	3055	3180	3305	mV	
VIH	Input HIGH Voltage (Single-Ended)	3775		4120	3775		4120	3775		4120	mV	
V_{IL}	Input LOW Voltage (Single-Ended)	3055		3375	3055		3375	3055		3375	mV	
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)	2.0		5.0	2.0		5.0	2.0		5.0	V	
I _{IH}	Input HIGH Current			150			150			150	μA	
IIL	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +2.0 V to -0.5 V.

2. All loading with 50 Ω to V_{CC} – 2.0 V. 3. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

–40°C 25°C 85°C Min Typ Max Min Typ Max Min Typ Max Unit Symbol Characteristic Negative Power Supply Current 26 35 44 26 35 44 26 35 46 mΑ IFF V_{OH} Output HIGH Voltage (Note 2) -1145 -1020 -895 -1145 -1020 -895 -1145 -1020 -895 mV VOL Output LOW Voltage (Note 2) -1945 -1820 -1695 -1945 -1820 -1695 -1945 -1820 -1695 mV VIH -1225 -880 -1225 Input HIGH Voltage (Single-Ended) -880 -1225 -880 mV VIL Input LOW Voltage (Single-Ended) -1945 -1625 -1945 -1625 -1945 -1625 mV Input HIGH Voltage Common Mode V VIHCMR V_{EE} + 2.0 0.0 V_{EE} + 2.0 0.0 V_{EE} + 2.0 0.0 Range (Differential Configuration) (Note 3) Input HIGH Current Iн 150 150 150 μΑ μA Input LOW Current I_{IL} D 0.5 0.5 0.5 -150 -150 -150 D

Table 9. 100EP DC CHARACTERISTICS, NECL ($V_{CC} = 0 \text{ V}$; $V_{EE} = -5.5 \text{ V}$ to -3.0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V_{CC} .

2. All loading with 50 Ω to V_{CC} – 2.0 V.

3. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 10. AC CHARACTERISTICS (V_{CC} = 0 V; V_{EE} = -3.0 V to -5.5 V or V_{CC} = 3.0 V to 5.5 V; V_{EE} = 0 V (Note 1))

		−40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Frequency (Figure 2)		> 3			> 3			> 3		GHz
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential CLK to Q, \overline{Q}	140	200	250	160	220	270	180	240	300	ps
t _{SKEW}	Within Device Skew Q0, Q1 (Note 2) Device-to-Device Skew		10	15 110		15	20 110		20	25 120	ps
t JITTER	Random Clock Jitter (RMS) (Figure 2)		0.2	< 1		0.2	< 1		0.2	< 1	ps
V _{INPP}	Input Voltage Swing Sensitivity (Differential Configuration)	150	800	1200	150	800	1200	150	800	1200	mV
t _r t _f	Output Rise/Fall Times Q, Q (20% – 80%) @ 1.0 GHz	70	120	170	80	130	180	90	150	200	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC} – 2.0 V.

2. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.




Figure 2. Output Voltage Amplitude (V_{OUTPP}) RMS Jitter vs. Input Clock Frequency at Ambient Temperature





Figure 3. AC Reference Measurement





ORDERING INFORMATION

Device	Package	Shipping [†]
MC10EP11DG	SOIC–8 NB (Pb-Free)	98 Units / Tube
MC10EP11DR2G	SOIC–8 NB (Pb-Free)	2500 / Tape & Reel
MC10EP11DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
MC100EP11DG	SOIC–8 NB (Pb-Free)	98 Units / Tube
MC100EP11DR2G	SOIC–8 NB (Pb-Free)	2500 / Tape & Reel
MC100EP11DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
MC100EP11DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
MC100EP11MNR4G	DFN-8 (Pb-Free)	1000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	_	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

onsemi



DOCUMENT NUMBER:	98AON18658D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED "	
DESCRIPTION:	DFN8, 2.0X2.0, 0.5MM PITC	PAGE 1 OF 1	
		LLC dba onsemi or its subsidiaries in the United States and/or other cour	

are not designed in a second s

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2016

onsemi



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. COLLECTOR, #2 4 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

semi

NOTES:

4.


5.


PER SIDE.



TSSOP-8 3.00x3.00x0.95 CASE 948R-02 ISSUE A

DATE 07 APR 2000





	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С	0.80	1.10	0.031	0.043
D	0.05	0.15	0.002	0.006
F	0.40	0.70	0.016	0.028
G	0.65 BSC		0.026 BSC	
κ	0.25	0.40	0.010	0.016
L	4.90 BSC		0.193 BSC	
М	0 °	6 °	0°	6 °

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLED

FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DOCUMENT NUMBER:	98AON00236D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-8 3.00x3.00x0.95		PAGE 1 OF 1	

onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make charges without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

-T- SEATING

PLANE

D

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>