## 2.5V/3.3V 2:1:20 Differential HSTL/ECL/PECL Clock Driver

#### **Description**

The NB100LVEP221 is a low skew 2:1:20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential ECL/PECL; CLK1/ $\overline{\text{CLK1}}$  can also receive HSTL signal levels. The LVPECL input signals can be either differential configuration or single–ended (if the  $V_{BB}$  output is used).

The LVEP221 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure tightest skew, both sides of differential outputs should be terminated identically into 50  $\Omega$  even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The NB100LVEP221, as with most other ECL devices, can be operated from a positive  $V_{\rm CC}$  supply in LVPECL mode. This allows the LVEP221 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on PECL terminations, designers should refer to Application Note AND8020/D.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single–ended LVPECL input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

Single-ended CLK input operation is limited to a  $V_{CC} \ge 3.0~V$  in LVPECL mode, or  $V_{EE} \le -3.0~V$  in NECL mode.

#### **Features**

- 15 ps Typical Output-to-Output Skew
- 40 ps Typical Device-to-Device Skew
- Jitter Less than 2 ps RMS
- Maximum Frequency > 1.0 GHz Typical
- Thermally Enhanced 52-Lead QFN Package
- V<sub>BB</sub> Output
- 540 ps Typical Propagation Delay
- LVPECL and HSTL Mode Operating Range: V<sub>CC</sub> = 2.375 V to 3.8 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -2.375 V to -3.8 V
- Q Output will Default Low with Inputs Open or at V<sub>EE</sub>
- Pin Compatible with Motorola MC100EP221
- These Devices are Pb-Free and are RoHS Compliant



#### ON Semiconductor®

www.onsemi.com

# 1 52

#### QFN52 MN SUFFIX CASE 485M

52 1 NB100 LVEP221 AWLYYWWG

**MARKING** 

**DIAGRAM\*** 

A = Assembly Location


WL = Wafer Lot YY = Year

WW = Work Week
G = Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.



**Table 1. PIN DESCRIPTION** 

PIN	FUNCTION
CLK0*, CLK0**	ECL/PECL Differential Inputs
CLK1*, CLK1**	ECL/PECL or HSTL Differential Inputs
Q0:19, Q0:19	ECL/PECL Differential Outputs
CLK_SEL*	ECL/PECL Active Clock Select Input
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub> /V <sub>CCO</sub>	Positive Supply
V <sub>EE***</sub>	Negative Supply

- \* Pins will default LOW when left open.
- \*\* Pins will default HIGH when left open.

**Table 2. FUNCTION TABLE** 

CLK_SEL	Active Input
L	CLK0, <u>CLK0</u>
H	CLK1, <u>CLK1</u>




Figure 2. Logic Diagram

<sup>\*\*\*</sup>The thermally conductive exposed pad on the bottom of the package is electrically connected to V<sub>EE</sub> internally.

**Table 3. ATTRIBUTES** 

Charac	teristics	Value					
Internal Input Pulldown Resiste	or	75 kΩ					
Internal Input Pullup Resistor	Internal Input Pullup Resistor						
ESD Protection	> 2 kV > 200 V > 2 kV						
Moisture Sensitivity, Indefinite	Time Out of Drypack (Note 1)	Pb-Free Pkg					
	QFN52	Level 2					
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in					
Transistor Count		533 Devices					
Meets or exceeds JEDEC Spe	ec EIA/JESD78 IC Latchup Test						

<sup>1.</sup> For additional information, refer to Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
V <sub>I</sub>	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note )	0 lfpm 500 lfpm	QFN52 QFN52	25 19.6	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case) (Note)	2S2P	QFN52	21	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. LVPECL DC CHARACTERISTICS V<sub>CC</sub> = 2.5 V; V<sub>EE</sub> = 0 V (Note 2)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	100	125	150	104	130	156	116	145	174	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	555	680	900	555	680	900	555	680	900	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 4)	1335		1620	1335		1620	1275		1620	mV
$V_{IL}$	Input LOW Voltage (Single-Ended) (Note 4)	555		900	555		900	555		900	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 5) CLK0/CLK0 CLK1/CLK1	1.2 0.3		2.5 1.6	1.2 0.3		2.5 1.6	1.2 0.3		2.5 1.6	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 2. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary + 0.125 V to -1.3 V.
- 3. All outputs loaded with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 4. Do not use  $V_{BB}$  at  $V_{CC}$  < 3.0 V.
- 5. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 6. LVPECL DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V; V<sub>EE</sub> = 0 V (Note 6)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	100	125	150	104	130	156	116	145	174	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 7)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 7)	1355	1480	1700	1355	1480	1700	1355	1480	1700	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)			2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1355		1700	1355		1700	1355		1700	mV
$V_{BB}$	Output Reference Voltage (Note 8)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9) CLK0/CLK0 CLK1/CLK1	1.2 0.3		3.3 1.6	1.2 0.3		3.3 1.6	1.2 0.3		3.3 1.6	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μА
I <sub>IL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 6. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary + 0.925 V to -0.5 V.
- 7. All outputs loaded with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 8. Single–ended input operation is limited  $V_{CC} \ge 3.0 \text{ V}$  in LVPECL mode.
- V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 7. LVNECL DC CHARACTERISTICS  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -2.375 \text{ V}$  to -3.8 V (Note 10)

		-40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	100	125	150	104	130	156	116	145	174	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 11)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 11)	-1945	-1820	-1600	-1945	-1820	-1600	-1945	-1820	-1600	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1945		-1600	-1945		-1600	-1945		-1600	mV
V <sub>BB</sub>	Output Reference Voltage (Note 12)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13)  CLK0/CLK0 CLK1/CLK1		+ 1.2 + 0.3	0.0 -0.9		+ 1.2 + 0.3	0.0 -0.9		+ 1.2 + 0.3	0.0 -0.9	V V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Table 8. HSTL DC CHARACTERISTICS  $V_{CC} = 3.3 \text{ V}$ ;  $V_{EE} = 0 \text{ V}$ 

			0°C 25°C			85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage CLK1/CLK1	V <sub>x</sub> +100		1600	V <sub>x</sub> +100		1600	V <sub>x</sub> +100		1600	mV
V <sub>IL</sub>	Input LOW Voltage CLK1/CLK1	-300		V <sub>x</sub> -100	-300		V <sub>x</sub> -100	-300		V <sub>x</sub> -100	mV
V <sub>X</sub>	Differential Configuration Cross Point Voltage	680		900	680		900	680		900	mV
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current CLK1 CLK1	-150 -250			-150 -250			-150 -250			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

<sup>10.</sup> Input and output parameters vary 1:1 with  $V_{CC}$ .

11. All outputs loaded with 50  $\Omega$  to  $V_{CC}$ -2.0 V.

12. Single-ended input operation is limited  $V_{EE} \le -3.0V$  in NECL mode.

13.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input triangle.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>Opp</sub>	$\begin{array}{ll} \mbox{Differential Output Voltage} \\ \mbox{(Figure 3)} & \mbox{$f_{out} < 50$ MHz} \\ \mbox{$f_{out} < 0.8$ GHz} \\ \mbox{$f_{out} < 1.0$ GHz} \end{array}$	550 550 500	700 700 700		600 550 500	700 700 700		600 500 400	700 700 600		mV mV mV
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation Delay (Differential Configuration) CLK0-Qx CLK1-Qx		540 590	600 640		540 590	660 710		540 590	750 800	ps ps
t <sub>skew</sub>	Within-Device Skew (Note 15) Device-to-Device Skew (Note 16)		15 40	50 200		15 40	50 200		15 40	50 200	ps ps
t <sub>JITTER</sub>	Random Clock Jitter (RMS) (Figure 3)		1	2		1	2		1	2	ps
V <sub>PP</sub>	Input Swing (Differential Configuration) (Note 17) (Figure 4) CLK0 CLK1 HSTL	400 300	800 800	1200 1000	400 300	800 800	1200 1000	400 300	800 800	1200 1000	mV mV
DCO	Output Duty Cycle	49.5	50	50.5	49.5	50	50.5	49.5	50	50.5	%
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%-80%)	100	200	300	100	200	300	150	250	350	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

<sup>14.</sup> Measured with 750 mV source (LVPECL) or 1 V (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50  $\Omega$  to V<sub>CC</sub>-2 V. 15. Skew is measured between outputs under identical transitions and conditions on any one device.

<sup>16.</sup> Device–to–Device skew for identical transitions, outputs and  $\ensuremath{V_{CC}}$  levels.

<sup>17.</sup> VPP is the differential configuration input voltage swing required to maintain AC characteristics.




Figure 3. Output Voltage ( $V_{OPP}$ )/Jitter versus Input Frequency ( $V_{CC}$  –  $V_{EE}$  = 3.3 V @ 25°C)




Figure 4. LVPECL Differential Input Levels

Figure 5. HSTL Differential Input Levels




Figure 6. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB100LVEP221MNRG	QFN52 (Pb-Free)	2000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices







**DATE 16 FEB 2010** 

- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS

  3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.


	MILLIN	IETERS						
DIM	MIN	MAX						
Α	0.80	1.00						
A1	0.00	0.05						
A2	0.60	0.80						
A3	0.20 REF							
b	0.18	0.30						
D	8.00	BSC						
D2	6.50	6.80						
Е	8.00	BSC						
E2	6.50	6.80						
е	0.50 BSC							
K	0.20							
L	0.30	0.50						

#### **GENERIC MARKING DIAGRAM**



XXXXXXXXX = Device Code = Assembly Site = Wafer Lot WL YY = Year WW = Work Week G = Pb-Free Package

#### **RECOMMENDED SOLDERING FOOTPRINT**



DOCUMENT NUMBER:	98AON12057D	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	52 PIN QFN, 8X8, 0.5P		PAGE 1 OF 1				

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked to demonstrate the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales