# MOSFET – Power, Dual N-Channel 60 V, 6.5 mΩ, 68 A

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFD5C668NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	٧
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	٧
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	68	Α
Current R <sub>0JC</sub> (Notes 1, 2, 3)	Steady	T <sub>C</sub> = 100°C		48	
Power Dissipation	State	T <sub>C</sub> = 25°C	$P_{D}$	57.5	W
R <sub>θJC</sub> (Notes 1, 2)		T <sub>C</sub> = 100°C		29	
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	15.5	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)		T <sub>A</sub> = 100°C		11	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	3.0	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.5	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	454	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to + 175	°C
Source Current (Body Diode)			I <sub>S</sub>	48	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, I <sub>L(pk)</sub> = 3.22 A)			E <sub>AS</sub>	205	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	2.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	50.26	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




#### ON Semiconductor®


#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	6.5 mΩ @ 10 V	CO A
	9.2 mΩ @ 4.5 V	68 A

#### **Dual N-Channel**







XXXXXX = 5C668L (NVMFD5C668NL) or 668LWF (NVMFD5C668NLWF)

A = Assembly Location

Y = Year W = Work Week ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				28		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$ ,	T <sub>J</sub> = 25°C			10	
		$V_{DS} = 60 \text{ V}$	T <sub>J</sub> = 125°C			250	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 50 μΑ	1.2		2.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.3		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A		5.4	6.5	_
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 20 A		7.4	9.2	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 20 A		61		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE				•		
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			1440		
Output Capacitance	C <sub>OSS</sub>				800		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				14		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V}; I_D = 20 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V}; I_D = 20 \text{ A}$			9.8		
Total Gate Charge	Q <sub>G(TOT)</sub>				21.3		1
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 20 A			2.5		nC
Gate-to-Source Charge	Q <sub>GS</sub>				4.3		
Gate-to-Drain Charge	$Q_{GD}$				2.1		
Plateau Voltage	$V_{GP}$				2.9		V
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 48 V, $I_{D}$ = 20 A, $R_{G}$ = 1.0 $\Omega$			22		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>				40		ns
Fall Time	t <sub>f</sub>				7.0		1
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A	T <sub>J</sub> = 25°C		0.85	1.2	'
			T <sub>J</sub> = 125°C		0.73		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 20 \text{ A}$			42		
Charge Time	t <sub>a</sub>				20		ns
Discharge Time	t <sub>b</sub>				22		1
Reverse Recovery Charge	Q <sub>RR</sub>				32		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation





Figure 8. Gate-to-Source Voltage vs. Total Charge






Figure 10. Diode Forward Voltage vs. Current






Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

## **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Characteristics

## **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFD5C668NLT1G	5C668L	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5C668NLWFT1G	668LWF	DFN8 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



D

D1

**TOP VIEW** 

SIDE VIEW

SCALE 2:1

PIN ONE IDENTIFIER

0.10 C

C 0.10

NOTE 7

NOTE 4

# DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

0.20 C

В

E1 E

SEATING PLANE

C

0.20 C


A

CASE 506BT ISSUE F


**DATE 23 NOV 2021** 



- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- PROFILE TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.
  SEATING PLANE IS DEFINED BY THE TERMINALS. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 7. A VISUAL INDICATOR FOR PIN 1 MUST BE LOCATED IN THIS AREA.



	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	-	1.10		
A1			0.05		
b	0.33	0.42	0.51		
b1	0.33	0.42	0.51		
С	0.20		0.33		
D		5.15 BSC			
D1	4.70	4.90	5.10		
D2	3.90	4.10	4.30		
D3	1.50	1.70	1.90		
E		6.15 BSC			
E1	5.70	5.90	6.10		
E2	3.90	4.15	4.40		
е		1.27 BSC			
G	0.45	0.55	0.65		
h		-	12 °		
K	0.51	-			
K1	0.56				
L	0.48	0.61	0.71		
М	3.25	3.50	3.75		
N	1.80	2.00	2.20		



#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

# **SOLDERING FOOTPRINT\*** 4.56 2.08 8X 0.56 0.75 4X 6.59 4.84 1.40 2.30 3.70 0.70 4X 1.00 1.27 **PITCH** 5.55 **DIMENSION: MILLIMETERS**

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON50417E	8AON50417E Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales