



Dual N-Channel 30 V (D-S) MOSFET

Bottom View


Marking code: CH

Top View

PRODUCT SUMMA	RY
V _{DS} (V)	30
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10$	0 V 0.0192
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 6$	V 0.0220
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4$.	.5 V 0.0245
Q _g typ. (nC)	4.7
I _D (A) ^a	6
Configuration	Dual

FEATURES

- TrenchFET® power MOSFET
- 100 % R_a and UIS tested




- Small footprint area
- Low on-resistance
- Thin 0.8 mm profile
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>



APPLICATIONS

• DC/DC power supply



ORDERING INFORMATION	
Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5922DU-T1-GE3

PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V _{DS}	30	V	
Gate-source voltage		V _{GS}	+20 / -16	7 v	
	T _C = 25 °C		6 ^a		
Continuous dusin surrent (T. 150 °C)	T _C = 70 °C		6 ^a		
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	6 a, b, c		
	T _A = 70 °C		6 a, b, c		
Pulsed drain current (t = 100 μs)		I _{DM}	24	A	
Continuous source-drain diode current	T _C = 25 °C	,	6 ^a		
	T _A = 25 °C	I _S	1.9 ^{b, c}		
Single pulse avalanche current	L = 0.1 mH	I _{AS}	10		
Avalanche energy	L = U.1 IIII	E _{AS}	5	mJ	
Maximum power dissipation	T _C = 25 °C		10.4		
	T _C = 70 °C		6.7	w	
	T _A = 25 °C	P _D	2.3 b, c	vv	
	T _A = 70 °C		1.5 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°0	
Soldering recommendations (peak temperature) d, e		Ŭ	260	°C	

Notes

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board
- c. t = 5 s

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

d. See solder profile (www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient a, b	t ≤ 5 s	R_{thJA}	43	55	°C/W
Maximum junction-to-case (drain)	Steady state	R_{thJC}	9.5	12	0/ ٧٧

Notes

- a. Surface mounted on 1" x 1" FR4 board
- b. Maximum under steady state conditions is 105 °C/W


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static					L	<u>I</u>
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	30	-	_	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	J 050 A	-	14.3	-	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-4.7	-	mV/°C
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2	-	2.2	V
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V} / -16 \text{ V}$	-	-	± 100	nA
7		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}.$	-	-	1	μΑ
Zero gate voltage drain current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C	-	-	10	
On-state drain current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	5	-	-	Α
	e resistance ^a R _{DS(on)} Ctance ^a Giss Coss acitance C _{rss} Q _g Q _{gs} Q _{gd}	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	_	0.0155	0.0192	
Drain-source on-state resistance ^a	R _{DS(on)}	$V_{GS} = 6 \text{ V}, I_D = 4 \text{ A}$	_	0.0170	0.0220	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$	-	0.0190	0.0245	
Forward transconductance ^a	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 5 \text{ A}$	=.	22	-	S
Dynamic ^b						
Input capacitance	C _{iss}		-	765	-	
Output capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	_	225	-	pF
Reverse transfer capacitance	_		_	14	-	
C _{rss} /C _{iss} ratio			-	0.018	0.036	-
Total gate above	charge $Q_g = V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A} - \frac{1}{2} \text{ Constant}$	_	10	15		
Total gate charge	Q_{g}		_	4.7	7.1	
Gate-source charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 5 \text{ A}$	-	2.2	-	nC
Gate-drain charge	Q_{gd}		=.	0.65	-	
Output charge	Q _{oss}	V _{DS} = 15 V, V _{GS} = 0 V	=.	6.5	-	
Gate resistance	R_g	f = 1 MHz	1.3	6.3	12.6	Ω
Turn-on delay time	t _{d(on)}		=.	6	15	
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega,$	_	25	50	
Turn-off delay time	t _{d(off)}	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	-	15	30	
Fall time	t _f		=.	10	20	20
Turn-on delay time	t _{d(on)}		-	17	35	ns
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega,$	-	45	90	
Turn-off delay time	t _{d(off)}	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	-	16	30	1
Fall time	t _f		_	27	50	
Drain-Source Body Diode Characteristi	cs					
Continuous source-drain diode current	I _S	T _C = 25 °C	-	-	6	^
Pulse diode forward current (t = 100 μs)	I _{SM}		-	-	24	Α
Body diode voltage	V_{SD}	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	-	0.81	1.2	V
Body diode reverse recovery time	t _{rr}		-	21	40	ns
Body diode reverse recovery charge	Q_{rr}	L = 5 A dl/dt = 100 A/::: T = 05 °C	-	10	20	nC
Reverse recovery fall time t_a $I_F = 5 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $T_J = 2$		$_{\text{IF}} = 5 \text{ A}$, $_{\text{GI/GL}} = 100 \text{ A/}\mu\text{s}$, $_{\text{IJ}} = 25 \text{ °C}$	-	12	-	
Reverse recovery rise time	t _b		=	9	-	ns

Notes


- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %
- b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area








Current Derating ^a

Power Derating


Note

a. The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76056.




PowerPAK® ChipFET® Case Outline








Backside view of single pad




Side view of single



Side view of dual



Detail Z



Backside view of dual pad

DIM	MILLIMETERS			INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC		0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	ı	
K1	0.30	-	-	0.012	-	ı	
K2	0.20	-	-	0.008	-	ı	
K3	0.20	-	-	0.008	-	ı	
L	0.30	0.35	0.40	0.012	0.014	0.016	

C14-0630-Rev. E, 21-Jul-14

Note


DWG: 5940

Revision: 21-Jul-14

• Millimeters will govern



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.