# VS-ST1200C..K Series

**Vishay Semiconductors** 

## Phase Control Thyristors (Hockey PUK Version), 1650 A



www.vishay.com

K-PUK (A-24)

## FEATURES

- Center amplifying gate
- Metal case with ceramic insulator
- International standard case K-PUK (A-24)
- High profile hockey PUK
- Designed and qualified for industrial level
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

## **TYPICAL APPLICATIONS**

- DC motor controls
- Controlled DC power supplies
- AC controllers

PRIMARY CHARACTERISTICS						
I <sub>T(AV)</sub> 1650 A						
V <sub>DRM</sub> /V <sub>RRM</sub>	1200 V, 1400 V, 1600 V, 1800 V, 2000 V					
V <sub>TM</sub>	1.73 V					
I <sub>GT</sub>	100 mA					
TJ	-40 °C to +125 °C					
Package	K-PUK (A-24)					
Circuit configuration	Single SCR					

MAJOR RATINGS AND CHARACTERISTICS								
PARAMETER	TEST CONDITIONS	VALUES	UNITS					
1		1650	A					
I <sub>T(AV)</sub>	T <sub>hs</sub>	55	°C					
1		3080	A					
I <sub>T(RMS)</sub>	T <sub>hs</sub>	25	°C					
1	50 Hz	30 500	•					
ITSM 60 Hz		32 000	A					
l <sup>2</sup> t	50 Hz	4651	kA <sup>2</sup> s					
1-1	60 Hz	4250	KA-S					
V <sub>DRM</sub> /V <sub>RRM</sub>		1200 to 2000	V					
tq	Typical	200	μs					
TJ		-40 to +125	°C					

## **ELECTRICAL SPECIFICATIONS**

VOLTAGE RA	VOLTAGE RATINGS									
TYPE NUMBER	VOLTAGE CODE	V <sub>DRM</sub> /V <sub>RRM</sub> , MAXIMUM REPETITIVE PEAK AND OFF-STATE VOLTAGE V	V <sub>RSM</sub> , MAXIMUM NON-REPETITIVE PEAK VOLTAGE V	$I_{DRM}/I_{RRM}$ MAXIMUM AT T <sub>J</sub> = T <sub>J</sub> MAXIMUM mA						
	12	1200	1300							
	14	1400	1500							
VS-ST1200CK	16	1600	1700	100						
18		1800	1900							
	20	2000	2100							

Revision: 27-Sep-17 1 Document Number: 94394 For technical questions within your region: <u>DiodesAmericas@vishay.com</u>, <u>DiodesAsia@vishay.com</u>, <u>DiodesEurope@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



# VS-ST1200C..K Series



Vishay Semiconductors

ABSOLUTE MAXIMUM RATING	5					
PARAMETER	SYMBOL		TEST CON	IDITIONS	VALUES	UNITS
Maximum average on-state current	L	180° conduction, half sine wave		1650 (700)	А	
at heatsink temperature	I <sub>T(AV)</sub>	double side	(single side) co	oled	55 (85)	°C
Maximum RMS on-state current	I <sub>T(RMS)</sub>	DC at 25 °C	heatsink temp	erature double side cooled	3080	
		t = 10 ms	No voltage		30 500	
Maximum peak, one-cycle		t = 8.3 ms	reapplied		32 000	A kA <sup>2</sup> s
non-repetitive surge current	ITSM	t = 10 ms	100 % V <sub>BBM</sub>	Sinusoidal half wave, initial T <sub>J</sub> = T <sub>J</sub> maximum	25 700	
		t = 8.3 ms	reapplied		26 900	
Man .:		t = 10 ms	No voltage reapplied		4651	
	l <sup>2</sup> t	t = 8.3 ms			4250	
Maximum I <sup>2</sup> t for fusing	1-1	t = 10 ms	100 % V <sub>RBM</sub>		3300	
		t = 8.3 ms	reapplied		3000	
Maximum I <sup>2</sup> √t for fusing	l²√t	t = 0.1 ms t	o 10 ms, no volt	age reapplied	46 510	kA²√s
Low level value of threshold voltage	V <sub>T(TO)1</sub>	(16.7 % x π	$x \ I_{T(AV)} < I < \pi \ x$	$I_{T(AV)}$ ), $T_J = T_J$ maximum	0.91	v
High level value of threshold voltage	V <sub>T(TO)2</sub>	$(I > \pi x I_{T(AV)}), T_J = T_J maximum$			1.01	v
Low level value of on-state slope resistance	r <sub>t1</sub>	(16.7 % x $\pi$ x $I_{T(AV)} < I < \pi$ x $I_{T(AV)}$ ), $T_J = T_J$ maximum			0.21	mΩ
High level value of on-state slope resistance	r <sub>t2</sub>	$(I > \pi \times I_{T(AV)}), T_J = T_J maximum$			0.19	1115.2
Maximum on-state voltage	V <sub>TM</sub>	$I_{pk} = 4000 \text{ A}, T_J = T_J \text{ maximum, } t_p = 10 \text{ ms sine pulse}$			1.73	V
Maximum holding current	Ι <sub>Η</sub>	T _ 25 °C	anada ayanlıy 1	2.V. registive load	600	m۸
Typical latching current	١L	$1_{\rm J} = 25$ C,	anoue supply 1	2 V resistive load	1000	mA

SWITCHING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum non-repetitive rate of rise of turned-on current	dl/dt	Gate drive 20 V, 20 $\Omega,t_r \le 1~\mu s$ $T_J$ = $T_J$ maximum, anode voltage $\le 80~\%~V_{DRM}$	1000	A/µs
Typical delay time	t <sub>d</sub>	Gate current 1 A, dl <sub>g</sub> /dt = 1 A/ $\mu$ s V <sub>d</sub> = 0.67 % V <sub>DRM</sub> , T <sub>J</sub> = 25 °C	1.9	
Typical turn-off time	tq	$I_{TM}$ = 550 A, $T_J$ = $T_J$ maximum, dl/dt = 40 A/µs, $V_R$ = 50 V, dV/dt = 20 V/µs, gate 0 V 100 $\Omega,$ $t_p$ = 500 µs	200	μs

BLOCKING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum critical rate of rise of off-state voltage	dV/dt	$T_J = T_J$ maximum linear to 80 % rated $V_{DRM}$	500	V/µs
Maximum peak reverse and off-state leakage current	I <sub>RRM</sub> , I <sub>DRM</sub>	$T_J = T_J$ maximum, rated $V_{DRM}/V_{RRM}$ applied	100	mA





## Vishay Semiconductors

TRIGGERING								
DADAMETED	SYMPOL	те	TEST CONDITIONS					
PARAMETER	SYMBOL					UNITS		
Maximum peak gate power	P <sub>GM</sub>	$T_J = T_J$ maximum,	t <sub>p</sub> ≤ 5 ms	1	6	w		
Maximum average gate power	P <sub>G(AV)</sub>	T <sub>J</sub> = T <sub>J</sub> maximum,	f = 50 Hz, d% = 50	;	3	vv		
Maximum peak positive gate current	I <sub>GM</sub>			3	.0	Α		
Maximum peak positive gate voltage	+ V <sub>GM</sub>	$T_J = T_J maximum,$	$T_J = T_J$ maximum, $t_p \le 5$ ms 20			V		
Maximum peak negative gate voltage	- V <sub>GM</sub>			5.0		v		
	I <sub>GT</sub>	$T_J = -40 \ ^\circ C$		200	-	mA		
DC gate current required to trigger		T <sub>J</sub> = 25 °C	Maximum required gate trigger/	100	200			
		T <sub>J</sub> = 125 °C	current/voltage are the lowest	50	-			
		T <sub>J</sub> = -40 °C	value which will trigger all units	1.4	-			
DC gate voltage required to trigger	V <sub>GT</sub>	T <sub>J</sub> = 25 °C	12 V anode to cathode applied	1.1	3.0	V		
		T <sub>J</sub> = 125 °C		0.9	-	1		
DC gate current not to trigger	I <sub>GD</sub>		Maximum gate current/voltage	10		mA		
DC gate voltage not to trigger	V <sub>GD</sub>	$T_J = T_J maximum$	not to trigger is the maximum value which will not trigger any unit with rated V <sub>DRM</sub> anode to cathode applied	0.25		V		


THERMAL AND MECHANICAL SPECIFICATIONS						
PARAMETER	SYMBOL	SYMBOL TEST CONDITIONS		UNITS		
Maximum operating junction temperature range	TJ		-40 to 125	°C		
Maximum storage temperature range	T <sub>Stg</sub>		-40 to 150			
Maximum thermal resistance,	Б	DC operation single side cooled	0.0.42	K/W		
junction to heatsink	R <sub>thJ-hs</sub>	DC operation double side cooled	0.021			
Maximum thermal resistance,		DC operation single side cooled	0.006			
case to heatsink	R <sub>thC-hs</sub>	DC operation double side cooled	0.003			
Mounting force, ± 10 %			24 500 (2500)	N (kg)		
Approximate weight			425	g		
Case style		See dimensions - link at the end of datasheet	K-PUK	(A-24)		


CONDUCTION ANGLE	SINUSOIDAL CONDUCTION		RECTANGULAR	R CONDUCTION	TEST CONDITIONS	UNITS		
CONDUCTION ANGLE	SINGLE SIDE	DOUBLE SIDE	SINGLE SIDE	DOUBLE SIDE	TEST CONDITIONS	UNITS		
180°	0.003	0.003	0.002	0.002				
120°	0.004	0.004	0.004	0.004				
90°	0.005	0.005	0.005	0.005	$T_J = T_J maximum$	K/W		
60°	0.007	0.007	0.007	0.007				
30°	0.012	0.012	0.012	0.012				


#### Note

• The table above shows the increment of thermal resistance R<sub>thJC</sub> when devices operate at different conduction angles than DC










Maximum Allowable Heatsink Temperature (°C) ST1200C. K Series (Double Side Cooled) thJ-hs(DC) = 0.021 K/W Conduction Angle 

Average On-state Current (A) Fig. 3 - Current Ratings Characteristics


## **Vishay Semiconductors**



Revision: 27-Sep-17

Document Number: 94394

For technical questions within your region: <u>DiodesAmericas@vishay.com</u>, <u>DiodesAsia@vishay.com</u>, <u>DiodesEurope@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




Square Wave Pulse Duration (s)

Fig. 10 - Thermal Impedance ZthJ-hs Characteristics

# VS-ST1200C..K Series

## **Vishay Semiconductors**



### **ORDERING INFORMATION TABLE**

www.vishay.com

SHA

Device code	VS-	ST	120	0	С	20	к	1	-
	1	2	3	4	5	6	(7)	8	9
	1	- Visl	nay Sen	nicondu	ctors pr	oduct			
	2	- Thy	ristor						
	3	- Ess	ential p	art numl	ber				
	4	- 0 =	conver	ter grade	Э				
	5	- C =	cerami	c PUK					
	6	- Vol	tage co	de: code	e x 100	= V <sub>RRM</sub>	(see Vo	Itage Ra	atings ta
	7	- K=	PUK ca	ase K-Pl	JK (A-2	4)			
	8	- 0 =	eyelet t	erminals	s (gate a	and aux	iliary ca	thode u	Insolder
	9			termina dt:• No	.0		,		unsolde tion)
				• L =	1000 V	/µs (spe	ecial sel	ection)	

LINKS TO RELATED DOCUMENTS					
Dimensions	www.vishay.com/doc?95081				




# www.vishay.com

# K-PUK (A-24)

#### **DIMENSIONS** in millimeters (inches)

Creepage distance: 28.88 (1.137) minimum Strike distance: 17.99 (0.708) minimum



Quote between upper and lower pole pieces has to be considered after application of mounting force (see thermal and mechanical specification)



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jul-2024