Vishay Semiconductors



Phase Control Thyristors (Hockey PUK Version), 960 A



E-PUK (TO-200AB)

PRIMARY CHARACTERISTICS							
I _{T(AV)}	960 A						
V _{DRM} /V _{RRM}	400 V, 600 V						
V _{TM}	1.58 V						
I _{GT}	100 mA						
TJ	-40 °C to +150 °C						
Package	E-PUK (TO-200AB)						
Circuit configuration	Single SCR						

FEATURES

- Center amplifying gate
- Metal case with ceramic insulator
- International standard case E-PUK (TO-200AB)
- Extended temperature range
- Low profile hockey PUK to increase current-carrying capability
- Designed and qualified for industrial level
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

TYPICAL APPLICATIONS

- DC motor controls
- Controlled DC power supplies
- AC controllers

MAJOR RATINGS AND CHARACTERISTICS						
PARAMETER	TEST CONDITIONS	VALUES	UNITS			
1		960	А			
I _{T(AV)}	T _{hs}	80	°C			
1		2220	А			
I _{T(RMS)}	T _{hs}	25	°C			
I _{TSM}	50 Hz	12 500	٨			
	60 Hz	13 000	A			
l ² t	50 Hz	782	1.42-			
1-1	60 Hz	713	kA ² s			
V _{DRM} /V _{RRM}		400 to 600	V			
t _q	Typical	100	μs			
TJ		-40 to 150	°C			

ELECTRICAL SPECIFICATIONS

VOLTAGE RA	ATINGS			
TYPE NUMBER	VOLTAGE CODE	V _{DRM} /V _{RRM} , MAXIMUM REPETITIVE PEAK AND OFF-STATE VOLTAGE V	V _{RSM} , MAXIMUM NON-REPETITIVE PEAK VOLTAGE V	I_{DRM}/I_{RRM} MAXIMUM AT T _J = T _J MAXIMUM mA
VS-ST380CHC	04	400	500	100
06		600	700	100

Revision: 27-Sep-17 For technical guestions within you

1

Pb-free

RoHS

COMPLIANT



Vishay Semiconductors

ABSOLUTE MAXIMUM RATINGS								
PARAMETER	SYMBOL		TEST CON	IDITIONS	VALUES	UNITS		
Maximum average on-state current	1	180° condu	180° conduction, half sine wave		960 (440)	А		
at heatsink temperature	I _{T(AV)}	double side	(single side) co	oled	80 (110)	°C		
Maximum RMS on-state current	I _{T(RMS)}	DC at 25 °C	heatsink tempe	erature double side cooled	2220			
		t = 10 ms	No voltage		12 500			
Maximum peak, one-cycle non-repetitive surge current		t = 8.3 ms	reapplied		13 000	A kA ² s		
	I _{TSM}	t = 10 ms	100 % V _{RRM}		10 500			
		t = 8.3 ms	reapplied	Sinusoidal half wave, initial T _J = T _J maximum	11 000			
	t = 8.3 m t = 10 ms	t = 10 ms	No voltage reapplied 100 % V _{BBM}		782			
		t = 8.3 ms			713			
Maximum I ² t for fusing		t = 10 ms			553			
		t = 8.3 ms	reapplied		505			
Maximum I²√t for fusing	l²√t	t = 0.1 to 10) ms, no voltage	reapplied	7820	kA²√s		
Low level value of threshold voltage	V _{T(TO)1}	(16.7 % x π	$x I_{T(AV)} < I < \pi x$	$I_{T(AV)}$), $T_J = T_J$ maximum	0.85	v		
High level value of threshold voltage	V _{T(TO)2}	$(I > \pi \times I_{T(AV)})$	$(I > \pi \times I_{T(AV)}), T_J = T_J \text{ maximum}$					
Low level value of on-state slope resistance	r _{t1}	(16.7 % x π	(16.7 % x π x I _{T(AV)} < I < π x I _{T(AV)}), T _J = T _J maximum			mΩ		
High level value of on-state slope resistance	r _{t2}	$(I > \pi \times I_{T(AV)}), T_J = T_J maximum$			0.24	1115.2		
Maximum on-state voltage	V _{TM}	I _{pk} = 2900 A	A, T _J = T _J maxim	um, t _p = 10 ms sine pulse	1.58	V		
Maximum holding current	Ι _Η	T 05 90	anada ayanki 4		600			
Typical latching current	١L	$I_{\rm J} = 25^{-1}$ C,	anoue supply 1	2 V resistive load	1000	mA		

SWITCHING							
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS			
Maximum non-repetitive rate of rise of turned-on current	dl/dt	Gate drive 20 V, 20 $\Omega,t_r \leq 1~\mu s$ T_J = T_J maximum, anode voltage $\leq 80~\%~V_{DRM}$	1000	A/µs			
Typical delay time	t _d	Gate current 1 A, dl _g /dt = 1 A/ μ s V _d = 0.67 % V _{DRM} , T _J = 25 °C	1.0				
Typical turn-off time	tq	I_{TM} = 550 A, T_J = T_J maximum, dl/dt = 40 A/µs, V_R = 50 V, dV/dt = 20 V/µs, gate 0 V 100 $\Omega,$ t_p = 500 µs	100	μs			

BLOCKING								
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS				
Maximum critical rate of rise of off-state voltage	dV/dt	$T_J = T_J$ maximum linear to 80 % rated V_{DRM}	500	V/µs				
Maximum peak reverse and off-state leakage current	I _{RRM} , I _{DRM}	$T_J = T_J$ maximum, rated V_{DRM}/V_{RRM} applied	100	mA				



Vishay Semiconductors

TRIGGERING						
PARAMETER	SYMBOL	TE	ST CONDITIONS	VALUES		
FARAMETER			ST CONDITIONS	TYP.	MAX.	
Maximum peak gate power	P _{GM}	$T_J = T_J$ maximum,	$t_p \le 5 \text{ ms}$	10).0	w
Maximum average gate power	P _{G(AV)}	$T_J = T_J$ maximum,	f = 50 Hz, d% = 50	2	.0	vv
Maximum peak positive gate current	I _{GM}	$T_J = T_J$ maximum,	$t_p \le 5 ms$	3	.0	А
Maximum peak positive gate voltage	+ V _{GM}		t < 5 mg	20		v
Maximum peak negative gate voltage	- V _{GM}	ij = ij maximum,	$T_J = T_J$ maximum, $t_p \le 5$ ms			
	I _{GT}	T _J = -40 °C	Maximum required gate trigger/ current/voltage are the lowest	200	-	
DC gate current required to trigger		T _J = 25 °C		100	200	mA
		T _J = 150 °C		40	-	
		T _J = -40 °C	value which will trigger all units	2.5	-	
DC gate voltage required to trigger	V_{GT}	T _J = 25 °C	12 V anode to cathode applied	1.8	3.0	V
		T _J = 150 °C		1.0	-	
DC gate current not to trigger	I _{GD}		Maximum gate current/voltage not to trigger is the maximum	1	0	mA
DC gate voltage not to trigger	V _{GD}	$T_J = T_J maximum$	value which will not trigger any unit with rated V _{DRM} anode to cathode applied	0.25		v

THERMAL AND MECHANICAL SPECIFICATIONS							
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS			
Maximum operating junction temperature range	TJ		-40 to 150	°C			
Maximum storage temperature range	T _{Stg}		-40 10 150	C			
Maximum thermal resistance, junction to heatsink	D	DC operation single side cooled	0.09				
	R _{thJ-hs}	DC operation double side cooled	0.04	к/w			
		DC operation single side cooled	0.02				
Maximum thermal resistance, case to heatsink	R _{thC-hs}	DC operation double side cooled	0.01				
Mounting force, ± 10 %			9800 (1000)	N (kg)			
Approximate weight			83	g			
Case style		See dimensions - link at the end of datasheet	E-PUK (TO-2	200AB)			

CONDUCTION ANGLE	SINUSOIDAL CONDUCTION		RECTANGULAR	R CONDUCTION	TEAT CONDITIONS	UNITS		
CONDUCTION ANGLE	SINGLE SIDE	DOUBLE SIDE	SINGLE SIDE	DOUBLE SIDE	TEST CONDITIONS	UNITS		
180°	0.010	0.011	0.007	0.007				
120°	0.012	0.012	0.012	0.013				
90°	0.015	0.015	0.016	0.017	$T_J = T_J maximum$	K/W		
60°	0.022	0.022	0.023	0.023				
30°	0.036	0.036	0.036	0.037				

Note

• The table above shows the increment of thermal resistance R_{thJ-hs} when devices operate at different conduction angles than DC

Revision: 27-Sep-17 3 Document Number: 94411 For technical questions within your region: DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000









Fig. 1 - Current Ratings Characteristics





Vishay Semiconductors



Average On-state Current (A) Fig. 6 - On-State Power Loss Characteristics


Revision: 27-Sep-17


4


Document Number: 94411


For technical questions within your region: <u>DiodesAmericas@vishay.com</u>, <u>DiodesAsia@vishay.com</u>, <u>DiodesEurope@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

Vishay Semiconductors














Revision: 27-Sep-17	5	Document Number: 94411
For technical questions within your region:	DiodesAmericas@vishay.com, DiodesAsia@vishay.c	<u>com, DiodesEurope@vishay.com</u>
	E WITHOUT NOTICE. THE PRODUCTS DESCRIBED CIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.co</u>	

Vishay Semiconductors




Fig. 11 - Gate Characteristics

ORDERING INFORMATION TABLE

www.vishay.com

Device code	VS-	ST	38	0	СН	06	С	1	-	
	1	2	3	4	5	6	7	8	9	
	1 -	Visł	nay Sen	nicondu	ctors pro	oduct				
	2 -	Thy	ristor							
	3 -	Ess	ential pa	art numl	ber					
	4 -	0 =	0 = converter grade							
	5 -	СН	CH = ceramic PUK, high temperature							
	6 -	Volt	Voltage code x 100 = V_{RRM} (see Voltage Ratings table)							
	7 -	C =	C = PUK case E-PUK (TO-200AB)							
	8 -	0 =	0 = eyelet terminals (gate and auxiliary cathode unsoldered leads)							
		1 =	1 = fast-on terminals (gate and auxiliary cathode unsoldered leads)							
		2 =	2 = eyelet terminals (gate and auxiliary cathode soldered leads)							
		3 =	3 = fast-on terminals (gate and auxiliary cathode soldered leads)							
	9 -	Crit	ical dV/o	dt: • No	ne = 50	0 V/µs (standa	d selec	tion)	
	_			• L =	= 1000 V	//µs (sp	ecial se	lection)		

LINKS TO RELATED DOCUMENTS					
Dimensions	http://www.vishay.com/doc?95075				







E-PUK (TO-200AB)

DIMENSIONS in millimeters (inches)

Anode to gate Creepage distance: 11.18 (0.44) minimum Strike distance: 7.62 (0.30) minimum



2 holes 3.56 (0.14) x 1.83 (0.07) minimum deep



Quote between upper and lower pole pieces has to be considered after application of mounting force (see thermal and mechanical specification)



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jul-2024