# KNX Reference Design Evaluation Board User's Manual



# **ON Semiconductor®**

http://onsemi.com

# **EVAL BOARD USER'S MANUAL**

### Introduction

The NCN5120 Reference Design mimics a switch application suitable for use in KNX twisted pair networks (KNX TP1-256). Only 2 wires are needed for communication and power. It contains the NCN5120 KNX Transceiver which handles the transmission and reception of data on the bus. It will also generate all necessary voltages to power the board and external loads.

The Reference Design contains a microcontroller with debug interface for custom firmware development. Up to 4 external switches can be monitored and up to 4 external loads can be controlled. A voltage between 3.3 V and 21 V is available to drive the external loads.

The NCN5120 Reference Design assures safe coupling to and decoupling from the KNX bus. Bus monitoring warns the external microcontroller for loss of power so that critical data can be stored in time.



Figure 1. NCN5120 Reference Design

### **Key Features**

- 9,600 baud KNX Communication Speed
- Supervision of KNX Bus Voltage
- High Efficient 3.3 V to 21 V Selectable DC–DC Converter to Drive External Loads
- Monitoring of Power Regulators
- No Additional Power Supply Required
- Buffering of Sent Data Frames (Extended Frames Supported)
- Selectable UART or SPI Interface to Host Controller
- Selectable UART and SPI Baud Rate to Host Controller
- Optional CRC on UART to the Host
- Optional MARKER Character to the Host
- Optional Direct Coupling of RxD and TxD to Host (Analog Mode)
- Auto Polling (Optional)
- Temperature Monitoring
- Contains Freely Programmable Microcontroller for Custom Applications
- Monitoring of 4 External Switches
- Controlling of 4 External (High Voltage) Loads (e.g. LED's)
- One Freely Usable Push Button
- 3 Freely Usable LED's
- Operating Temperature Range –25°C to +85°C

# **BLOCK DIAGRAM**





Figure 2. NCN5120 Reference Design Block Diagram

# CONNECTOR DESCRIPTION

# Table 1. CONNECTOR LIST AND DESCRIPTION

Connector Description				
J1 and J2	KNX Bus Connection			
J3	External Switch Inputs and External Outputs			
J4	Microcontroller Debug Interface			

# TYPICAL APPLICATION





# **ELECTRICAL SPECIFICATION**

### **Recommend Operation Conditions**

Operating ranges define the limits for functional operation and parametric characteristics of the reference design. Note that the functionality of the reference design outside these operating ranges is not guaranteed. Operating outside the recommended operating ranges for extended periods of time may affect device reliability.

### Table 2. OPERATING RANGES

Symbol	Parameter	Min	Max	Unit
V <sub>BUS</sub>	Voltage on Positive Pin of J1 and J2 (Note 1)	+20	+33	V
V <sub>DIG1</sub>	Input Voltage on J4 and J3 (Pins 1, 3, 5 and 7)	0	3.3	V
V <sub>DIG2</sub>	Input Voltage on J3 (Pins 9, 11, 13 and 15) (Note 2)	0	5	V
V <sub>DD2</sub>	Output Voltage on J3 (Pins 10, 12, 14 and 16) (Note 3)	3.3	21	V
Ta	Ambient Temperature	-25	+85	°C

1. Voltage indicates DC value. With equalization pulse bus voltage must be between 11 V and 45 V

2. Higher voltages are possible. See Adjustable DC-DC Converter page 13 for more details.

3. See Adjustable DC–DC Converter page 13 for the limitations!

### **Table 3. DC PARAMETERS**

(The DC parameters are given for a reference design operating within the Recommended Operating Conditions unless otherwise specified.)

Convention: currents flowing in the circuit are defined as positive.

Symbol	Connector	Pin(s)	Parameter	Remark/Test Conditions	Min	Тур	Max	Unit
Dever Cor								

Power Sup	рру							
V <sub>BUS</sub>	J1, J2	1	Bus DC Voltage	Excluding Active and Equalization Pulse	20	-	33	V
I <sub>BUS</sub>			Bus Current Consumption	Normal Operating Mode, No External Load, DC1 and DC2 Enabled, Continuous Transmission of '0' on the KNX Bus by another KNX Device	_	5	_	mA
V <sub>BUSH</sub>			Undervoltage Release Level	V <sub>BUS</sub> Rising (Figure 4)	-	18.0	-	V
V <sub>BUSL</sub>			Undervoltage Trigger Level	V <sub>BUS</sub> Falling (Figure 4)	_	16.8	-	V
V <sub>BUS_Hyst</sub>			Undervoltage Hysteresis		0.6	_	_	V

### **KNX Bus Coupler**

I <sub>coupler_lim</sub>	J1, J2	1	Bus Coupler Current	R10 Not Mounted	13	-	30	mA
			Limitation	R10 Mounted	26	-	60	mA

### Adjustable DC–DC Converter

V <sub>DD2</sub>	J3	10, 12,	Output Voltage	V <sub>BUS</sub> > V <sub>DD2</sub>	3.3	-	21	V
V <sub>DD2H</sub>		14, 16	Undervoltage Release Level	V <sub>DD2</sub> Rising (Figure 5)	-	$0.9 \times V_{DD2}$	-	V
V <sub>DD2L</sub>			Undervoltage Trigger Level	V <sub>DD2</sub> Faling (Figure 5)	-	$0.8 \times V_{DD2}$	-	V
V <sub>DD2_rip</sub>			Output Voltage Ripple	V <sub>BUS</sub> = 26 V, V <sub>DD2</sub> = 3.3 V, I <sub>DD2</sub> = 40 mA	_	40	-	mV
I <sub>DD2_lim</sub>			Overcurrent Threshold		-100	-	-200	mA
η <sub>VDD2</sub>			Power Efficiency	V <sub>in</sub> = 26 V, V <sub>DD2</sub> = 3.3 V, I <sub>DD2</sub> = 35 mA	-	90	-	%

### Table 3. DC PARAMETERS (continued)

(The DC parameters are given for a reference design operating within the Recommended Operating Conditions unless otherwise specified.)

Convention: currents flowing in the circuit are defined as positive.

Symbol	Connector	Pin(s)	Parameter	Remark/Test Conditions	Min	Тур	Max	Unit
Digital Inpu	its							
V <sub>IL</sub>	J3	1, 3, 5, 7	Logic Low Threshold		0	_	0.7	V
	J4	2, 3, 4, 5, 6, 8						
V <sub>IH</sub>	J3	1, 3, 5, 7	Logic High Threshold		2.65	-	3.3	V
	J4	2, 3, 4, 5, 6, 8						

### **Digital Ouputs**


V <sub>OL</sub>	J4		Logic Low Output Level		0	-	0.6	V
V <sub>OH</sub>	J4		Logic High Output Level		V <sub>DD1</sub> - 0.6	-	V <sub>DD1</sub>	V
V <sub>OL_OD</sub>	J3	9, 11, 13, 15	Logic Low Level Open Drain	I <sub>OL</sub> = 5 mA	-	-	0.4	V

### Table 4. AC PARAMETERS

(The AC parameters are given for a reference design operating within the Recommended Operating Conditions unless otherwise specified.)

Symbol	Pin(s)	Parameter	<b>Remark/Test Conditions</b>	Min	Тур	Max	Unit
Power Supp	ly						
t <sub>BUS_FILTER</sub>	VBUS1	VBUS1 Filter Time	(Figure 4)	-	2	-	ms
MASTER Se	rial Perip	heral Interface (MASTER SPI	)				
t <sub>sck</sub>	SCK	SPI Clock Period	SPI Baudrate Depending on	-	2	-	μs
			Configuration Input Bits (see Interface Mode page 14). Tolerance is Equal to	_	8	-	μs
t <sub>SCK_HIGH</sub>		SPI Clock High Time	Xtal Oscillator Tolerance. (Figure 6)	_	t <sub>sck</sub> / 2	-	
t <sub>SCK_LOW</sub>		SPI Clock Low Time		_	t <sub>sck</sub> / 2	-	
t <sub>SDI_SET</sub>	SDI	SPI Data Input Setup Time		125	-	-	ns
t <sub>SDI_HOLD</sub>		SPI Data Input Hold Time		125	_	-	ns
t <sub>SDO_VALID</sub>	SDO	SPI Data Output Valid Time	C <sub>L</sub> = 20 pF (Figure 6)	-	_	100	ns
tcs_ніGH		SPI Chip Select High Time	(Figure 6)	$0.5  imes t_{SCK}$	_	-	
t <sub>CS_SET</sub>	CSB	SPI Chip Select Setup Time		$0.5  imes t_{SCK}$	-	-	
t <sub>CS_HOLD</sub>		SPI Chip Select Hold Time		$0.5  imes t_{SCK}$	-	-	
t <sub>TREQ_LOW</sub>		TREQ Low Time	(Figure 6)	125	-	-	ns
t <sub>TREQ_</sub> HIGH	TDEO	TREQ High Time		125	-	-	ns
t <sub>TREQ_SET</sub>	TREQ	TREQ Setup Time		125	-	_	ns
tTREQ_HOLD		TREQ Hold Time	]	125	-	-	ns
Universal A	synchron	ous Receiver/Transmitter (U	ART)				
fuart	TXD,	UART Interface Baudrate	Baudrate Depending on Configuration	-	19,200	_	Baud


f <sub>UART</sub>	TXD, RXD	UART Interface Baudrate	Baudrate Depending on Configuration Input Pins (see Interface Mode page 14).	_	19,200	_	Baud
			Tolerance is equal to tolerance of Xtal oscillator tolerance.	_	38,400	-	Baud



### Comments:

</BUS> is an internal signal which can be verified with the Internal State Service





<sup>&</sup>lt;u>Comments:</u> <VDD2> is an internal signal which can be verified with the System State Service.

Figure 5. VDD2 Undervoltage Threshold







Figure 6. SPI Bus Timing Diagram



Comments :

-<TW> is an internal signal which can be verified with the System State Service.
 -No SPI / UART communication possible when RESETB is low!
 -It's assumed all voltage supplies are within their operating condition.







# **APPLICATION SCHEMATIC**




Figure 9. Schematic of NCN5120 Reference Design (Part 1)

# **APPLICATION SCHEMATIC**




Figure 10. Schematic of NCN5120 Reference Design (Part 2)




Figure 11. Top Layer of NCN5120 Reference Design




Figure 12. Bottom Layer of NCN5120 Reference Design




Figure 13. Inner Layer 1 of NCN5120 Reference Design




Figure 14. Inner Layer 2 of NCN5120 Reference Design




Figure 15. Top Silkscreen of NCN5120 Reference Design




Figure 16. Bottom Silkscreen of NCN5120 Reference Design

### Table 5. BILL OF MATERIALS (Note 1)

Reference	Part Number	Value	Voltage	Power	Tol	Туре	Manufacturer	Footprint
CON1	243-211						Wago	NA
C1, C2	C1005COG1H100D	10 pF	6.3V		±5%	Ceramic Multilayer	TDK	0402
C3, C4, C7	C1005X5R0J104M	100 nF	6.3V		±20%	Ceramic Multilayer	TDK	0402
C5	C1608X7R1H473M	47 nF	50V		±20%	Ceramic Multilayer	TDK	0603
C6	C1005X5R1H472K	4.7 nF	50V		±10%	Ceramic Multilayer	TDK	0402
C8	B41145A7107M000	100 μF	35V		±20%	Aluminum Electrolytic	Epcos	8×10
C10 (Note 2)	C1005COG1H100D	10 pF	6.3V		±5%	Ceramic Multilayer	TDK	0402
C11	C2012X5R1E106M	10 μF	25V		±20%	Ceramic Multilayer	TDK	0805
C12	C1608X5R0J106M	10 μF	6.3V		±20%	Ceramic Multilayer	TDK	0603
C13	C1608X5R1H105M	1 μF	50V		±20%	Ceramic Multilayer	TDK	0603
C15, C16	C1005X5R0J105M	1 μF	6.3V		±20%	Ceramic Multilayer	TDK	0402
C17	C1005C0G1H120J	12 pF	6,3V		±5%	Ceramic Multilayer	TDK	0402
D1	SS16T3G						ON Semiconductor	SMA
D2	1SMA40AT3G						ON Semiconductor	SMA
D3 (Note 2)	NSR0520V2T1G						ON Semiconductor	SOD-523
D5, D6, D7, D8	ESD5Z3.3T1G						ON Semiconductor	SOD-523
D14, D15	SMF05CT1G						ON Semiconductor	SOT-363-6
J1, J2	RT-01T-1.0B(LF)						JST	5.75 mm pitch
J3	622 016 211 21						Wurth Elektronik	1,27 mm pitch
J4	620 008 211 21						Wurth Elektronik	2 mm pitch
L1, L2	DA54NP-221K	220 μH			±10%		Coils Electronic	See Datasheet
LED1, LED2, LED3	HSMG-C190						Avago Technologies	1.6×0.8
Q1, Q2	NTJD4001NT1G						ON Semiconductor	SOT-363-6
R4	RC1218JK-xx22RL	22 Ω		1 W	±10%	Thick Film	Yageo	1218
R5	RC0402JR-xx0RL	0 Ω		0.0625 W	NA	Thick Film	Yageo	0402
R6	RC0402JR-xx33KL	33 kΩ		0.0625 W	±5%	Thick Film	Yageo	0402
R7, R8	RC0402JR-xx1RL	1 Ω		0.0625 W	±5%	Thick Film	Yageo	0402
R9	RC0402JR-xx180KL	180 kΩ		0.0625 W	±5%	Thick Film	Yageo	0402
R10 (Note 2)	RC0402JR-xx0RL	0 Ω		0.0625 W	NA	Thick Film	Yageo	0402
R15, R18, R23, R26	RC0402JR-xx1KL	1 kΩ		0.0625 W	±5%	Thick Film	Yageo	0402
R16, R19, R24, R27	RC0402JR-xx1ML	1 MΩ		0.0625 W	±5%	Thick Film	Yageo	0402
R20, R28, R29	RC0402JR-xx1KL	1 kΩ		0.0625 W	±5%	Thick Film	Yageo	0402
R21	RC0402JR-xx100KL	100 kΩ		0.0625 W	±5%	Thick Film	Yageo	0402
SW1	434 123 025 816						Wurth Elektronik	See Datasheet
U1	NCN5120						ON Semiconductor	QFN-40
U2	MSP430F2370IRHAx						Texas Instruments	VQFN-40
Y1	FA-238, 16 MHz, 50 ppm, 10 pF						Epson Toyocom	3.2 × 2.5

All devices are Pb-Free.
 Not mounted.

### FUNCTIONAL DESCRIPTION

Because the NCN5120 Reference Design contains the NCN5120 KNX Transceiver (KNX Certified) no details on KNX will be given in this document. Detailed information on the Certified KNX Transceiver NCN5120 can be found in the NCN5120 datasheet (<u>www.onsemi.com</u>). Detailed information on the KNX Bus can be found on the KNX website and in the KNX standards (<u>www.knx.org</u>).

### **KNX Bus Connection**

Connection to the KNX bus is done by means of J1 or J2. A standard Wago connector (type 243–211) can be used for this (see Figure 17). A reverse protection diode (D1, Figure 10) is foreseen (mandatory) as also a Transient Voltage Suppressor (D2, Figure 10).



Figure 17. KNX Bus Connector

The KNX bus can be connected to J1 if the break-out section is removed from the PCB. When removed the KNX Bus connector (Figure 17) will fit nicely inside the PCB.

### Adjustable DC–DC Converter

NCN5120 provides the power for the complete reference design. It has also a second power supply which can be used to drive external loads. The voltage is programmable between 3.3V and 21V by means of an external resistor divider (R6 and R9, see Figure 10). The voltage divider can be calculated as next:

$$R_6 = \frac{R_g \times R_{VDD2M}}{R_g + R_{VDD2M}} \times \frac{V_{DD2} - 3.3}{3.3} \qquad (eq. 1)$$

 $R_{VDD2M}$  is between 60 k $\Omega$  and 140 k $\Omega$  (typical 100 k $\Omega$ ). The DC value of the KNX bus should at least be higher than  $V_{DD2}$ . Be aware that when changing the  $V_{DD2}$  voltage, D14 and D15 (see Figure 10) need to be replaced. Check the SMF05C datasheet for possible replacements (www.onsemi.com).

Although  $V_{DD2}$  is capable of delivering 100 mA, the maximum current capability will not always be usable. One needs to make sure that the KNX bus power consumption stays within the KNX specification. The maximum allowed current for  $V_{DD2}$  can be calculated as next:

$$V_{BUS} \times I_{BUS} \ge 2 \times \left[ 0.033 + \left( V_{DD2} \times I_{DD2} \right) \right]$$
 (eq. 2)

 $I_{BUS}$  is limited by NCN5120. If R10 is not mounted,  $I_{BUS}$  can maximum be 13 mA. If R10 is mounted,  $I_{BUS}$  can maximum be 26 mA.  $I_{BUS}$  will however also be limited by

the KNX standard. Minimum  $V_{\text{BUS}}$  is 20 V (see KNX standard).

Above formula gives only an estimation and will mainly depend on the firmware loaded on the microcontroller (U2, see Figure 10). One must always verify that the KNX bus loading is in line with the KNX Specification under all operating conditions!

### **Xtal Oscillator**

A crystal of 16 MHz (Y1, see Figure 10) is foreseen on the reference design. This clock signal is also supplied to the microcontroller. See the NCN5120 datasheet (www.onsemi.com) for more details on this signal.

### **RESETB and SAVEB**

The KNX transceiver NCN5120 controls the reset state of the microcontroller by means of the RESETB signal. An additional signal SAVEB can be monitored by the microcontroller to detect possible issues. See NCN5120 datasheet for more details on these two signals.

### **Voltage Supervisors**

NCN5120 has different voltage supervisors. Please check the NCN5120 datasheet for more details.

### **Temperature Monitor**

NCN5120 produces an over-temperature warning (TW) and a thermal shutdown warning (TSD). Please check the NCN5120 datasheet for more details.

### External IO

The reference design has the possibility to monitor up to 4 inputs (pin 1, 3, 5 and 7 of J3) and control up to 4 outputs (pin 9, 11, 13 and 15 of J3). The input pins are 3.3 V compliant and ESD protected (D5 ... D8, Figure 10). J3 is connected in such a way that an easy connection between the input and ground is possible. The microcontroller (U2, see Figure 10) should be configured with an internal pull-up (see microcontroller datasheet on how to do this).

The external outputs are driven by means of low-side drivers (Q1 and Q2, see Figure 10). A gate resistor is foreseen for slope control (R15, R18, R23 and R26 of Figure 10). J3 is routed in such a way that the load can easily be connected between the output (low-side driver) and  $V_{DD2}$ . Q1 and Q2 can be used over the complete  $V_{DD2}$  voltage range. ESD diodes D14 and D15 need to be replaced if  $V_{DD2}$  is increased (see also Adjustable DC-DC Converter).

### Push Button and LED's

One push button (SW1) and 3 LED's (LED1 ... LED3) are foreseen on the reference design. These are freely usable.

### **Microcontroller Debug Interface**

J4 is the microcontroller debug interface. See the microcontroller datasheet for more info on how to use this interface.

### Interface Mode

The device can communicate with the host controller by means of a UART interface or an SPI interface. The selection of the interface is done by the pins MODE1, MODE2, TREQ, SCK/UC2 and CSB/UC1 which are connected to the microcontroller (see Figure 10). More details on the different interfaces can be found back in Table 6 and the NCN5120 datasheet.

### **Digital Description**

The implementation of the Data Link Layer as specified in the KNX standard is divided in two parts. All functions related to communication with the Physical Layer and most of the Data Link Layer services are inside NCN5120, the rest of the functions and the upper communication layers are implemented into the microcontroller (see Figure 10 and Figure 18).

The host controller is responsible for handling:

- Checksum
- Parity
- Addressing
- Length

The NCN5120 is responsible for handling:

- Checksum
- Parity
- Acknowledge
- Repetition
- Timing

### Services

All services can be found back in the NCN5120 datasheet (<u>www.onsemi.com</u>).

### Firmware

No special firmware is provided with the reference design. There will be some basic firmware flashed on the microcontroller (U2, Figure 10) but this is only used to verify the reference design before shipment. The user has the possibility to develop his own firmware but help on programming the microcontroller will not be provided my ON Semiconductor.

NCN5120 contains the physical layer and a part of the data link layer (see Figure 18). ON Semiconductor can provide a library for the microcontroller to complete the data link layer. By no means will ON Semiconductor provide any of the higher layer stacks (Network Layer, Transport Layer, ...). Sufficient 3<sup>rd</sup> party companies are available which have certified higher layer stacks.

## FAQs

1. *Is this reference design KNX Certified?* No, only NCN5120 is KNX Certified. The reference design may only be used for evaluation of NCN5120. It is not allowed to use the reference design in a final product or to sell it as a KNX Certified product. Contact ON Semiconductor if you want to use the reference design as a final product.

2. What 3rd party companies do you recommend for the higher layer stacks?

ON Semiconductor does not recommend any 3<sup>rd</sup> party company in particular. Several 3<sup>rd</sup> party companies have KNX Certified stacks and it's always advised to use one of these stacks. Some companies have experience with NCN5120. Contact ON Semiconductor for more information.

3. Can we freely reuse the schematic and layout of this reference design? It is allowed to reuse the schematic components

It is allowed to reuse the schematic, components and layout of the NCN5120 reference design for your own application. Because the operating conditions of your design are not known by ON Semiconductor, one must always fully verify the design even if it's based on this reference design. Contact ON Semiconductor if additional information is required.

- 4. Can we request ON Semiconductor to supply the higher layer stacks?
  By no means will ON Semiconductor provide any higher layer stacks. Certified higher layer stacks can be provided by 3<sup>rd</sup> party companies (see also Firmware).
- 5. *How much load can the outputs drive?* The maximum allow load can be calculated with the formula as given in Adjustable DC-DC Converter (page x13). I<sub>DD2</sub> defines the maximum load the outputs can drive in total.
- 6. What is the usage of ARXD and ATXD (Figure 10)? These pins have no meaning and cannot be used.
- 7. I've tried all possible R6 and R9 combinations but I'm not capable of setting V<sub>DD2</sub> above 6 V. How does this come?

As can be seen in Figure 10,  $V_{DD2}$  (5 V) is connected to an ESD protection diode (D14). This is a 5 V ESD protection diode. Whenever one tries to set  $V_{DD2}$  above 5 V, this ESD diode will trigger and limit the  $V_{DD2}$  voltage to about 6 V. This issue can be solved by, or removing D14 (in an ESD safe area this should not be an issue), or by replacing this 5 V ESD diode with a higher voltage version (see the ESD5Z datasheet for other versions (www.onsemi.com)).

- 8. Is it possible to test all possible interfaces (UART, SPI, Analog Mode) with KNX REV6? Yes, the KNX REV6 board can be used with all possible interfaces. One has to be careful however when using the Analog Mode. In the Analog Mode the digital of NCN5120 is bypassed. If the microcontroller would force the RXD-pin (pin 29) of NCN5120 low, NCN5120 would pull the KNX bus low which could lead to issues.
- 9. Is it possible to bypass the microcontroller on the KNX REV6 board and connect NCN5120 directly with our microcontroller board? Although the board is not designed for this, this is possible. One could connect NCN5120 directly to your microcontroller board by soldering some

**Table 6. INTERFACE SELECTION** 

wires on the KNX REV6 board. It is however advised to remove the microcontroller from the KNX REV6 board or to put the microcontroller in reset (short pins 8 and 7 of J4 (see Figure 10)).

10. I'm trying to sink more than 13 mA from the KNX bus with KNX REV6 but I'm having issues with the voltage regulators whenever I'm going above 16 mA. What could be the issue? To be able to take more than 13 mA from the KNX bus one needs to pull the FANIN/WAKE-pin of NCN5120 low. This can be done by mounting R10 (zero Ohm resistor). After mounting of R10 (see Figure 9), verify carefully if the FANIN/WAKE-pin is pulled to ground! See NCN5120 datasheet for more info on the FANIN/WAKE-pin.

TREQ	MODE2	MODE1	SCK/UC2	SCB/UC1	SDI/RXD	SDO/TXD	Description
0	0	0	0	0	RXD	TXD	9-bit UART-Mode, 19,200 bps
0	0	0	0	1			9-bit UART-Mode, 38,400 bps
0	0	0	1	0			8-bit UART-Mode, 19,200 bps
0	0	0	1	1			8-bit UART-Mode, 38,400 bps
1	0	0	Х	Х	Driver	Receiver	Analog Mode
TREQ	0	1	SCK (out)	CSB (out)	SDI	SDO	SPI Master, 125 kbps
TREQ	1	0					SPI Master, 500 kbps

NOTE: X = Don't Care





Figure 18. OSI Model Reference

### **BOARD DIMENSIONS**



- Above dimensions are in mm - Height C8 = 11 mm - Height J3 = 5.3 mm - Height J4 = 6 mm - Height L1 and L2 (bottom side of PCB) = 4.8 mm

The product described herein may be covered by one or more US patents pending.

onsemi, ONSEMi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

The evaluation board/kit (research and development board/kit) (hereinafter the "board") is not a finished product and is not available for sale to consumers. The board is only intended for research, development, development, development, and evaluation purposes and will only be used in laboratory/development areas by persons with an engineering/technical training and familiar with the risks associated with handling electrical/mechanical components, systems and subsystems. This person assumes full responsibility/liability for proper and safe handling. Any other use, resale or redistribution for any other purpose is strictly prohibited.

THE BOARD IS PROVIDED BY ONSEMI TO YOU "AS IS" AND WITHOUT ANY REPRESENTATIONS OR WARRANTIES WHATSOEVER. WITHOUT LIMITING THE FOREGOING, ONSEMI (AND ITS LICENSORS/SUPPLIERS) HEREBY DISCLAIMS ANY AND ALL REPRESENTATIONS AND WARRANTIES IN RELATION TO THE BOARD, ANY MODIFICATIONS, OR THIS AGREEMENT, WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, INCLUDING WITHOUT LIMITATION ANY AND ALL REPRESENTATIONS AND WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT, AND THOSE ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE CUSTOM OR TRADE PRACTICE.

onsemi reserves the right to make changes without further notice to any board.

You are responsible for determining whether the board will be suitable for your intended use or application or will achieve your intended results. Prior to using or distributing any systems that have been evaluated, designed or tested using the board, you agree to test and validate your design to confirm the functionality for your application. Any technical, applications or design information or advice, quality characterization, reliability data or other services provided by **onsemi** shall not constitute any representation or warranty by **onsemi**, and no additional obligations or liabilities shall arise from **onsemi** having provided such information or services.

onsemi products including the boards are not designed, intended, or authorized for use in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body. You agree to indemnify, defend and hold harmless onsemi, its directors, officers, employees, representatives, agents, subsidiaries, affiliates, distributors, and assigns, against any and all liabilities, losses, costs, damages, judgments, and expenses, arising out of any claim, demand, investigation, lawsuit, regulatory action or cause of action arising out of or associated with any unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of any products and/or the board.

This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and may not meet the technical requirements of these or other related directives.

FCC WARNING – This evaluation board/kit is intended for use for engineering development, demonstration, or evaluation purposes only and is not considered by **onsemi** to be a finished end product fit for general consumer use. It may generate, use, or radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment may cause interference with radio communications, in which case the user shall be responsible, at its expense, to take whatever measures may be required to correct this interference.

onsemi does not convey any license under its patent rights nor the rights of others.

LIMITATIONS OF LIABILITY: **onsemi** shall not be liable for any special, consequential, incidental, indirect or punitive damages, including, but not limited to the costs of requalification, delay, loss of profits or goodwill, arising out of or in connection with the board, even if **onsemi** is advised of the possibility of such damages. In no event shall **onsemi**'s aggregate liability from any obligation arising out of or in connection with the board, under any theory of liability, exceed the purchase price paid for the board, if any.

The board is provided to you subject to the license and other terms per **onsemi**'s standard terms and conditions of sale. For more information and documentation, please visit www.onsemi.com.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales