











LP2985-N SNVS018AA – MARCH 2000 – REVISED JULY 2023

LP2985-N 150-mA, Low-Noise, Low-Power, Ultra-Low-Dropout Regulator in a SOT-23 Package

1 Features

- V_{IN} range: 2.5 V to 16 V
- V_{OUT} range (new chip):
 1.2 V to 5.0 V (fixed, 100-mV steps)
- V_{OUT} range (legacy chip): 2.5 V to 6.1 V
- V_{OUT} accuracy:
 - ±1% for A-grade legacy chip
 - ±1.5% for standard-grade legacy chip
 - ±0.5% for new chip only
- Output accuracy over load, and temperature:
- ±1% for new chip
 Output summark the to 150
- Output current: Up to 150 mA
- Low I_Q (new chip): 71 µA at $I_{LOAD} = 0$ mA
- Low I_Q (new chip): 750 μ A at I_{LOAD} = 150 mA
- Shutdown current:
 - 0.05 µA (typ) for legacy chip
 - 1.12 µA (typ) for new chip
- Low noise: 30 µV_{RMS} with 10-nF bypass capacitor
- Output current limiting and thermal protection
- Stable with 2.2-µF ceramic capacitors
- High PSRR: 70 dB at 1 kHz, 40 dB at 1 MHz
- Operating junction temperature: –40°C to +125°C
- Package: 5-pin SOT-23 (DBV) ultra-low dropout voltage

2 Applications

450

400

350 300

250

200

150

100

50

0

-75

Dropout (mV)

- Washers and dryers
- Land mobile radios
- Active antenna system mMIMO
- Cordless power tools
- Motor drives and control boards

3 Description

The LP2985-N is a fixed-output, wide-input, low-noise, low-dropout voltage regulator supporting an input voltage range from 2.5 V to 16 V and up to 150 mA of load current. The LP2985-N supports an output range of 1.2 V to 5.0 V (new chip) and 2.5 V to 6.1 V (legacy chip).

Additionally, the LP2985-N (new chip) has a 1% output accuracy across load and temperature that can meet the needs of low-voltage microcontrollers (MCUs) and processors.

Low output noise of 30 μ V_{RMS} (with 10-nF bypass capacitors) and wide bandwidth PSRR performance of greater than 70 dB at 1 kHz and 40 dB at 1 MHz help attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.


The internal soft-start time and current-limit protection reduce inrush current during start up, thus minimizing input capacitance. Standard protection features, such as overcurrent and overtemperature protection, are included.

The LP2985-N is available in a 5-pin, 2.9-mm × 1.6-mm SOT-23 (DBV) package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾		
LP2985-N	DBV (SOT-23, 5)	2.9 mm × 2.8 mm		

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Dropout Voltage vs Temperature for New Chip






Table of Contents

1 Features1	7.4 Device F
2 Applications1	8 Application
3 Description1	8.1 Application
4 Revision History	8.2 Typical A
5 Pin Configuration and Functions	8.3 Power St
6 Specifications	8.4 Layout
6.1 Absolute Maximum Ratings4	9 Device and I
6.2 ESD Ratings4	9.1 Documer
6.3 Recommended Operating Conditions4	9.2 Device N
6.4 Thermal Information5	9.3 Receiving
6.5 Electrical Characteristics5	9.4 Support I
6.6 Typical Characteristics9	9.5 Tradema
7 Detailed Description15	9.6 Electrost
7.1 Overview15	9.7 Glossary
7.2 Functional Block Diagrams15	10 Mechanical
7.3 Feature Description16	Information.

	7.4 Device Functional Modes	18
3	Application and Implementation	. 19
	8.1 Application Information	. 19
	8.2 Typical Application	. 22
	8.3 Power Supply Recommendations	
	8.4 Layout	. 27
)	Device and Documentation Support	29
	9.1 Documentation Support	. 29
	9.2 Device Nomenclature	29
	9.3 Receiving Notification of Documentation Updates	29
	9.4 Support Resources	. 29
	9.5 Trademarks	29
	9.6 Electrostatic Discharge Caution	29
	9.7 Glossary	
I	0 Mechanical, Packaging, and Orderable	
	Information	. 29

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision Z (May 2023) to Revision AA (July 2023)	Page
Widening IGND spec limits to accommodate complete VOUT range	5
Changes from Revision Y (December 2016) to Revision Z (May 2023)	Page
Added M3-suffix devices to document	U

•	Changed entire document to align with new format and updated detailed description of the features,		
	functions, and applications of the LDO	1	
•	Added links to Applications section	1	
•	Added M3-suffix (new chip) curves to Typical Characteristics section	9	I
•	Added Block Diagram for New Chip to Functional Block Diagrams section	15)
•	Added M3-suffix (new chip) curves to Application Curves section	23)



5 Pin Configuration and Functions




Figure 5-1. DBV Package, 5-Pin SOT-23 (Top View)

Table 5-1. Pin Functions

P	PIN	TYPE	DESCRIPTION		
NAME	NO.				
BYPASS	4	I/O	BYPASS pin to achieve low noise performance. Connecting an external capacitor between the BYPASS pin and ground reduces reference voltage noise. See the <i>Recommended Operating Conditions</i> section for more information.		
GND	2	_	und		
ON/OFF	3	I	Enable pin for the LDO. Driving the ON/OFF pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the <i>Electrical Characteristics</i> table. Tie this pin to V_{IN} if unused.		
V _{IN}	1	I	Input supply pin. Use a capacitor with a value of 1 μ F or larger from this pin to ground. See the <i>Input and Output Capacitor Requirements</i> section for more information.		
V _{OUT}	5	0	Output of the regulator. Use a capacitor with a value of 2.2 μ F or larger from this pin to ground. ⁽¹⁾ See the <i>Input and Output Capacitor Requirements</i> section for more information.		

 The nominal output capacitance must be greater than 2.2 μF. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1 μF.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
N	Continuous input voltage range (for legacy chip)	-0.3	16	
V _{IN}	Continuous input voltage range (for new chip)	-0.3	18	
	Output voltage range (for legacy chip)	-0.3	9	
V _{OUT}	Output voltage range (for new chip)	-0.3	V _{IN} + 0.3 or 9 (whichever is smaller)	V
VBYPASS	BYPASS pin voltage range (for new chip)	-0.3	3	
	ON/OFF pin voltage range (for legacy chip)	-0.3	16	
V _{ON/OFF}	ON/OFF pin voltage range (for new chip)	-0.3	18	
Current	Maximum output	Internally	limited	А
Temperatura	Operating junction, T _J	-55	150	°C
Temperature	Storage, T _{stg}	-65	150	C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages with respect to GND.

6.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	±3000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	±1000	v

(1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
M	Supply input voltage (for legacy chip)	2.2		16	
V _{IN}	Supply input voltage (for new chip)	2.5		16	
V _{OUT}	Output voltage (for legacy chip)	1.2		10.0	
	Output voltage (for new chip)	1.2		5.0	V
VBYPASS	Bypass voltage		1.2	1.2	
V _{ON/OFF}	Enable voltage (for legacy chip)	0		V _{IN}	
	Enable voltage (for new chip)	0		16	
I _{OUT}	Output current	0		150	mA
C _{IN} ^{(2) (1)}	Input capacitor		1		μF
C _{OUT}	Output capacitor (for legacy chip)	2.2	4.7		-
	Output capacitance (for new chip) ⁽¹⁾	1	2.2	200	μF
TJ	Operating junction temperature	-40		125	°C

All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 µF minimum for stability.

(2) Minimum input capacitor of 2.2 μ F is recquired if the source impedance is more than 0.5 Ω .



6.4 Thermal Information

		Legacy Chip	New Chip	
	THERMAL METRIC ⁽²⁾ ⁽¹⁾	DBV (SOT23-5)	DBV (SOT23-5)	UNIT
		5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	205.4	178.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.8	77.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	46.7	47.2	°C/W
ΨJT	Junction-to-top characterization parameter	8.3	15.9	°C/W
Ψјв	Junction-to-board characterization parameter	46.3	46.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

(2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO thermal performance application report.

6.5 Electrical Characteristics

specified at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and $C_{OUT} = 2.2$ μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP MAX	UNI
		Legacy chip (standard grade)	-1.5	1.5		
		I _L = 1 mA	Legacy chip (A grade)	-1.0	1.0	-
			New chip	-0.5	0.5	
			Legacy chip (standard grade)	-2.5	2.5	
		1 mA ≤ I _L ≤ 50 mA	Legacy chip (A grade)	-1.5	1.5	
			New chip	-0.5	0.5	
	Output voltage tolerance	1 mA ≤ I _L ≤ 150 mA	Legacy chip (standard grade)	-3.0	3.0	%
V _{OUT}			Legacy chip (A grade)	-2.5	2.5	
			New chip	-0.5	0.5	
		1 mA ≤ I _L ≤ 50 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip (standard grade)	-3.5	3.5	
			Legacy chip (A grade)	-2.5	2.5	
			New chip	-1	1	
			Legacy chip (standard grade)	-4.0	4.0	
		1 mA ≤ I _L ≤ 150 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip (A grade)	-3.5	3.5	
			New chip	-1	1	
		$V_{O(NOM)}$ + 1 V ≤ V_{IN} ≤ 16 V	Legacy chip		0.007 0.014	
Volteration	Line regulation		New chip		0.002 0.014	%/\
$\Delta V_{OUT(\Delta VIN)}$		$V_{O(NOM)}$ + 1 V ≤ V_{IN} ≤ 16 V, -40°C ≤ T_{J} ≤ 125°C	Legacy chip		0.007 0.032	
			New chip		0.002 0.032	



6.5 Electrical Characteristics (continued)

specified at $T_J = 25^{\circ}$ C, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and $C_{OUT} = 2.2$ μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNI
		1 = 0 mA	Legacy chip		1	3	
		I _{OUT} = 0 mA	New chip		1	2.75	
	1 - 0 = 0 = 0	Legacy chip			5		
	$I_{OUT} = 0 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip			3		
	1 – 1 mA	Legacy chip		7	10		
		I _{OUT} = 1 mA	New chip		11.5	14	
		$1 - 1 = 1 = 1 = 10^{\circ} C < T < 135^{\circ} C$	Legacy chip			15	
		$I_{OUT} = 1 \text{ mA}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	New chip			17	mV
		I _{OUT} = 10 mA	Legacy chip		40	60	
V	Dropout voltage ⁽¹⁾		New chip		98	115	
_N - V _{OUT}	Diopout voltage	I _{OUT} = 10 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip			90	
			New chip			148	
		L = 50 mA	Legacy chip		120	150	
		I _{OUT} = 50 mA	New chip		120	145	
		Legacy chip			225		
	I _{OUT} = 50 mA, –40°C ≤ T _J ≤ 125°C	New chip			184	4	
	L = 450 mA	Legacy chip		280	350		
	I _{OUT} = 150 mA	New chip		180	198		
		$-150 - 10^{\circ} - 10^$	Legacy chip			575	
		$I_{OUT} = 150 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip			254	



6.5 Electrical Characteristics (continued)

specified at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and $C_{OUT} = 2.2$ μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN TY	P MAX	UNI
		L = 0 m A	Legacy chip	6	5 95	
		I _{OUT} = 0 mA	New chip	6	9 95	
		I _{OUT} = 0 mA, –40°C ≤ T ₁ ≤ 125°C	Legacy chip		125	
		$I_{OUT} = 0$ IIIA, -40 C $\leq 1_{\rm J} \leq 125$ C	New chip		123	
		4 m A	Legacy chip	7	5 110	7
		I _{OUT} = 1 mA	New chip	7	8 110	Ī
			Legacy chip		170	
		I _{OUT} = 1 mA, –40°C ≤ T _J ≤ 125°C	New chip		140	
		10 10	Legacy chip	12	0 220	
		I _{OUT} = 10 mA	New chip	17	5 210	
			Legacy chip		400	_
		$I_{OUT} = 10 \text{ mA}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	New chip		250	,
		L 50 m A	Legacy chip	35	0 600	
IGND	GND pin current	I _{OUT} = 50 mA	New chip	38	0 440	μA
			Legacy chip		900	_
	I _{OUT} = 50 mA, –40°C ≤ T _J ≤ 125°C	New chip		650	_	
	4.50 4	Legacy chip	85	0 1200	_	
		I _{OUT} = 150 mA	New chip	76	5 890	,
			Legacy chip		2000	1
		I _{OUT} = 150 mA, –40°C ≤ T _J ≤ 125°C	New chip		1060	
		V	Legacy chip	0.0	1 0.08	5
		V _{ON/OFF} < 0.3 V, V _{IN} = 16 V	New chip	1.2	5 1.75	5
			Legacy chip		0 1	-
		$V_{ON/OFF}$ < 0.15 V, V_{IN} = 16 V, -40°C ≤ T_J ≤ 85°C	New chip	1.1	2 2.25	5
			Legacy chip	0.0	1 2	-
		$V_{ON/OFF} < 0.15 \text{ V}, V_{IN} = 16 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{J} \le 125^{\circ}\text{C}$	New chip	1.1	2 2.75	,
V _{UVLO+}	Rising bias supply UVLO	V_{IN} rising, -40°C ≤ T_J ≤ 125°C		2.	2 2.4	· V
V _{UVLO-}	Falling bias supply UVLO	V_{IN} falling, $-40^{\circ}C \le T_{J} \le 125^{\circ}C$	New chip	1.9		V
V _{UVLO(HYST)}	UVLO hysteresis	-40°C ≤ T _J ≤ 125°C		0.13	0	V
			Legacy chip	0.5	5	
		Low = Output OFF	New chip	0.7	2	-
		Low = Output OFF, V_{OUT} + 1 ≤ V_{IN} ≤ 16 V, -40°C ≤ T_{J}	Legacy chip		0.15	-
	≤ 125°C	New chip		0.15		
V _{ON/OFF}	ON/OFF ON/OFF input voltage		Legacy chip	1.	4	- V
		High = Output ON	New chip	0.8	5	1
		High = Output ON, V_{OUT} + 1 ≤ V_{IN} ≤ 16 V, -40°C ≤ T_J ≤	Legacy chip	1.6		1
		125°C	New chip	1.6		1



6.5 Electrical Characteristics (continued)

specified at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and $C_{OUT} = 2.2$ μ F (unless otherwise noted)


	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		V = 0.V	Legacy chip		0.01		
		V _{ON/OFF} = 0 V	New chip		0.42		
		$V_{ON/OFF} = 0 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{J} \le$	Legacy chip			-1	
ı	ON/OFF input ourropt	125°C	New chip			-0.9	
ON/OFF	ON/OFF input current	V = 5 V	Legacy chip		5		μA
		$V_{ON/OFF} = 5 V$	New chip		0.011		
		$V_{ON/OFF}$ = 5 V, V_{OUT} + 1 ≤ V_{IN} ≤ 16 V, -40°C ≤ T_J ≤	Legacy chip			15	
		125°C	New chip			2.20	
O(PK)	Peak output current	$V_{\text{current}} = \frac{5\%}{(\text{ctoady state})}$	Legacy chip	300	350		
0(FK)	Feak output current	$V_{OUT} \ge V_{O(NOM)} - 5\%$ (steady state)	New chip	300	350		mA
	Short output current	$R_{\rm L} = 0 \Omega$ (steady state)	Legacy chip		400		
O(SC)	Short output current	NL - 0 12 (Sleady State)	New chip		375		
ΔV _O /ΔV _{IN}	Ripple rejection	f = 1 kHz, C _{BYPASS} = 10 nF, C _{OUT} = 10 μF	Legacy chip		45		dB
700/20IN		$1 - 1 \text{ km}^2$, $C_{\text{BYPASS}} = 10 \text{ km}$, $C_{\text{OUT}} = 10 \mu^2$	New chip		78		
		Bandwidth = 300 Hz to 50 kHz, C_{BYPASS} = 10 nF, C_{OUT} = 2.2 µF, V_{OUT} = 3.3 V, I_{LOAD} = 150 mA	Legacy chip		30		μ _{vrm}
Vn	Output noise voltage	Bandwidth = 300 Hz to 50 kHz, C_{BYPASS} = 10 nF, C_{OUT} = 2.2 µF, V_{OUT} = 3.3 V, I_{LOAD} = 150 mA	New chip		30		s
T _{sd+}	Thermal shutdown	Shutdown, temperature increasing	New chip	New ship			<u>.</u>
T _{sd-}	threshold	Reset, temperature decreasing	new chip		150		

(1) Dropout voltage (V_{DO}) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1 V differential. V_{DO} is measured with $V_{IN} = V_{OUT(nom)} - 100$ mV for fixed output devices.




6.6 Typical Characteristics


at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 1.0$ V or 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0 \mu$ F, and $C_{OUT} = 4.7 \mu$ F (unless otherwise noted)


























7 Detailed Description

7.1 Overview

The LP2985-N is a fixed-output, low-noise, high PSRR, low-dropout regulator that offers exceptional, costeffective performance for both portable and nonportable applications. The LP2985-N has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 150 mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown, output enable, and internal output pulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is from -40° C to $+125^{\circ}$ C.

7.2 Functional Block Diagrams




Figure 7-1. Block Diagram for Legacy Chip




Figure 7-2. Block Diagram for New Chip



7.3 Feature Description

7.3.1 Output Enable

The ON/OFF pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/OFF pin is greater than the high-level input voltage of the ON/OFF pin and disabled with the ON/OFF pin voltage is less than the low-level input voltage of the ON/OFF pin. If independent control of the output voltage is not needed, connect the ON/OFF pin to the input of the device.

The device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/OFF pin voltage lower than the low-level input voltage of the ON/OFF pin to actively discharge the output voltage.

7.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}}$$
(1)

7.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 7-3 shows a diagram of the current limit.






Figure 7-3. Current Limit

7.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

7.3.5 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled (V_{ON/OFF} < V_{ON/OFF(LOW)})
- If 1.0 V < V_{IN} < V_{UVLO}

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Reverse Current* section for more details.

7.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.



7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

Table 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

OPERATING MODE	PARAMETER											
OPERATING MODE	V _{IN}	V _{ON/OFF}	I _{OUT}	TJ								
Normal operation	V_{IN} > $V_{\text{OUT(nom)}}$ + V_{DO} and V_{IN} > $V_{\text{IN(min)}}$	$V_{ON/OFF} > V_{ON/OFF(HI)}$	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$								
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{ON/OFF} > V_{ON/OFF(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$								
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{ON/OFF} < V _{ON/} OFF(LOW)	Not applicable	T _J > T _{SD(shutdown)}								

Table 7-1	. Device	Functional	Mode	Comparison
-----------	----------	------------	------	------------

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD})
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The LP2985-N is a linear voltage regulator operating from 2.5 V to 16 V on the input and regulates voltages between 1.2 V to 5 V (for the new chip) with 1% accuracy across line, load and temperature (for the new chip) and 150-mA maximum output current. The LP2985-N low output noise of 30 μ V_{RMS} (with 10-nF bypass capacitors) and wide bandwidth PSRR performance of greater than 70 dB at 1 kHz and 40 dB at 1 MHz help attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.

8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5 Ω . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

8.1.3 Noise Bypass Capacitor (C_{BYPASS})

The LP2985-N allows for low-noise performance with the use of a bypass capacitor that is connected to the internal band-gap reference with the BYPASS pin. This high-impedance band-gap circuitry is biased in the microampere range and, thus, cannot be loaded significantly, otherwise, the output (and, correspondingly, the output of the regulator) changes. Thus, for best output accuracy, dc leakage current through C_{BYPASS} must be minimized as much as possible and must never exceed 100 nA. The C_{BYPASS} capacitor also impacts the start-up behavior of the regulator. Inrush current and start-up time increase with larger bypass capacitor values.

Use a 10-nF capacitor for C_{BYPASS}. Ceramic and film capacitors are good choices for this purpose.



8.1.4 Reverse Current


Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3 \text{ V}$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 8-1 shows one approach for protecting the device.





8.1.5 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

(2)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D)$$



Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.1.6 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_{\rm J} = T_{\rm T} + \psi_{\rm JT} \times P_{\rm D} \tag{4}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{\rm J} = T_{\rm B} + \psi_{\rm JB} \times P_{\rm D} \tag{5}$$


where:

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.



8.2 Typical Application



*The ON/OFF input must be actively terminated. Tie to V_{IN} if this function is not used. **Minimum capacitance is shown to ensure stability (can be increased without limit). Ceramic capacitor required for output (see the *Input and Output Capacitor Requirements* section). ***Reduces output noise (can be omitted if application is not noise critical). Use ceramic or film type with very low leakage current (see the *Noise Bypass Capacitor (C_{BYPASS})* section).

Figure 8-2. Typical Application Schematic

8.2.1 Design Requirements

Table 8-1 lists the typical design parameters.

Table 8-1. Design Parameters for the New Chip

DESIGN PARAMETERS	VALUE
Input voltage	4.3 V, $\pm 10\%$ provided by the DC/DC converter switching at 1 MHz
Output voltage	3.3 V, ±1%
Output current	0 mA–150 mA (maximum)
RMS noise, 300 Hz to 50 kHz	< 30 µV _{RMS}
PSRR at 100 kHz	> 40 dB

8.2.2 Detailed Design Procedure

8.2.2.1 Capacitor Characteristics

The LP2985-N was designed to work with ceramic capacitors on the output to take advantage of the benefits these capacitors offer. For capacitance values in the 2.2- μ F to 4.7- μ F range, ceramics are the least expensive and also have the lowest ESR values (which makes these components the most efficient at eliminating high-frequency noise). The ESR of a typical 2.2- μ F ceramic capacitor is in the range of 10 m Ω to 20 m Ω , which easily meets the ESR limits required for stability by the LP2985-N.

One disadvantage of ceramic capacitors is that the capacitance can vary with temperature. Most large-value ceramic capacitors ($\geq 2.2 \ \mu$ F) are manufactured with the Z5U or Y5V temperature characteristic, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

This capacitance drop can cause problems if a $2.2-\mu$ F capacitor is used on the output because that capacitor can down to approximately 1 μ F at high ambient temperatures (which can cause the LM2985 to oscillate). If Z5U or Y5V capacitors are used on the output, a minimum capacitance value of 2.2 μ F must be observed.

A better choice for temperature coefficient in ceramic capacitors is X7R, which holds the capacitance within ±15%. Unfortunately, the larger values of capacitance are not offered by all manufacturers in the X7R dielectric.

Tantalum capacitors are less desirable than ceramics for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1-µF to 4.7-µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. Which means that although a tantalum capacitor can possibly have an ESR value within the stable range, the capacitor must be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value.



The ESR of a typical tantalum increases by approximately 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.


8.2.2.2 ON/OFF Input Operation

The LP2985-N is shut off by driving the ON/ \overline{OFF} input low, and turned on by pulling the ON/ \overline{OFF} input high. If this feature is not used, the ON/ \overline{OFF} input must be tied to V_{IN} to keep the regulator output on at all times.


To provide proper operation, the signal source used to drive the ON/ \overline{OFF} input must be able to swing above and below the specified turn-on/turn-off voltage thresholds listed in the *Electrical Characteristics* section under V_{ON/ \overline{OFF}}. For the legacy chip, to prevent misoperation, the turn-on (and turn-off) voltage signals applied to the ON/ \overline{OFF} input must have a slew rate that is \geq 40 mV/ μ s. But for the new chip, there is no restriction on the slew rate of the voltage signals applied to the ON/ \overline{OFF} pin.

8.2.3 Application Curves

at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 1.0 V \text{ or } 2.5 V$ (whichever is greater), $I_{OUT} = 1 \text{ mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0 \mu$ F, and $C_{OUT} = 4.7 \mu$ F (unless otherwise noted)




at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 1.0 \text{ V}$ or 2.5 V (whichever is greater), $I_{OUT} = 1 \text{ mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0 \mu$ F, and $C_{OUT} = 4.7 \mu$ F (unless otherwise noted)






at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 1.0 V \text{ or } 2.5 V$ (whichever is greater), $I_{OUT} = 1 \text{ mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0 \mu$ F, and $C_{OUT} = 4.7 \mu$ F (unless otherwise noted)




at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 1.0$ V or 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0$ µF, and $C_{OUT} = 4.7$ µF (unless otherwise noted)





at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 1.0 \text{ V}$ or 2.5 V (whichever is greater), $I_{OUT} = 1 \text{ mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0 \mu$ F, and $C_{OUT} = 4.7 \mu$ F (unless otherwise noted)



8.3 Power Supply Recommendations

A power supply can be used at the input voltage within the ranges given in the *Recommended Operating Conditions* table. Use bypass capacitors as described in the *Layout Guidelines* section.

8.4 Layout


8.4.1 Layout Guidelines


For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

A ground reference plane is also recommended and is either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.



8.4.2 Layout Example







9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

- · Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- · Texas Instruments, Using New Thermal Metrics application note
- Texas Instruments, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs application note

9.2 Device Nomenclature

Table 9-1. Available Options⁽¹⁾

PRODUCT	V _{OUT}
LP2985 cxxxz-y.y /NOPB Legacy chip	xxx is the package designator. z is the package quantity. X is for large quantity reel and non-X is for small quantity reel. y.y is the nominal output voltage (for example, $3.3 = 3.3$ V; $5.0 = 5.0$ V). c is the accuracy specification, A for higher accuracy and non-A for standard grade.
LP2985 Axxxz-y.y/M3 New chip	 xxx is the package designator. z is the package quantity. X is for large quantity reel and non-X is for small quantity reel y.y is the nominal output voltage (for example, 3.3 = 3.3 V; 5.0 = 5.0 V). M3 is a suffix designator for newer chip redesigns, fabricated on the latest TI process technology.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2985AIM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LAUA	Samples
LP2985AIM5-2.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LALA	Samples
LP2985AIM5-2.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOKA	Samples
LP2985AIM5-2.9/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LAXA	Samples
LP2985AIM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOOA	Samples
LP2985AIM5-3.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOPA	Samples
LP2985AIM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LORA	Samples
LP2985AIM5-3.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOSA	Samples
LP2985AIM5-3.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOYA	Samples
LP2985AIM5-4.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOTA	Samples
LP2985AIM5-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LA7A	Samples
LP2985AIM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOUA	Samples
LP2985AIM5-5.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM		LKTA	Samples
LP2985AIM5-6.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LF6A	Samples
LP2985AIM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LAUA	Samples
LP2985AIM5X-2.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LCEA	Samples
LP2985AIM5X-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOKA	Samples
LP2985AIM5X-2.9/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LAXA	Samples
LP2985AIM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOOA	Samples
LP2985AIM5X-3.1/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOPA	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2985AIM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LORA	Samples
LP2985AIM5X-3.6/M3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LOSA	Samples
LP2985AIM5X-3.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOSA	Samples
LP2985AIM5X-3.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0YA	Samples
LP2985AIM5X-4.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOTA	Samples
LP2985AIM5X-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LA7A	Samples
LP2985AIM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOUA	Samples
LP2985AIM5X-6.1/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LF6A	Samples
LP2985IM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LAUB	Samples
LP2985IM5-2.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM		LALB	Samples
LP2985IM5-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L0KB	Samples
LP2985IM5-2.9/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LAXB	Samples
LP2985IM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOOB	Samples
LP2985IM5-3.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOPB	Samples
LP2985IM5-3.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0QB	Samples
LP2985IM5-3.3/NOM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LORB	Samples
LP2985IM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LORB	Samples
LP2985IM5-3.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LAIB	Samples
LP2985IM5-3.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(L0SB, L0YB)	Samples
LP2985IM5-3.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L0YB	Samples
LP2985IM5-4.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOTB	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2985IM5-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM		LA7B	Samples
LP2985IM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOUB	Samples
LP2985IM5-5.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM		LKTB	Samples
LP2985IM5-6.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM		LF6B	Samples
LP2985IM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LAUB	Samples
LP2985IM5X-2.7/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM		LALB	Samples
LP2985IM5X-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L0KB	Samples
LP2985IM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOOB	Samples
LP2985IM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LORB	Samples
LP2985IM5X-3.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOSB	Samples
LP2985IM5X-4.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOTB	Samples
LP2985IM5X-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM		LA7B	Samples
LP2985IM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOUB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal Device	Package	Package	Pins	SPQ	Reel	Reel	A0	В0	К0	P1	w	Pin1
Devide	Type	Drawing	1 1115	01 9	Diameter		(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
					(mm)	W1 (mm)	. ,	. ,	. ,	. ,	. ,	
LP2985AIM5-2.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-2.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-2.9/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-4.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-5.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-6.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-2.6/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-2.9/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.1/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.6/M3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION



www.ti.com


15-Oct-2024

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2985AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-6.1/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-2.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-2.9/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.3/NOM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-5.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-6.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-2.7/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-3.6/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-4.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

15-Oct-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2985AIM5-2.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985AIM5-2.8/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985AIM5-2.9/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985AIM5-3.1/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985AIM5-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5-4.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5-5.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985AIM5-6.1/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985AIM5X-2.6/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985AIM5X-2.9/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985AIM5X-3.1/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-3.6/M3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-3.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-6.1/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0

PACKAGE MATERIALS INFORMATION



www.ti.com

15-Oct-2024

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2985IM5-2.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985IM5-2.9/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985IM5-3.1/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985IM5-3.2/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985IM5-3.3/NOM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5-5.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985IM5-6.1/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2985IM5X-2.7/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985IM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-3.6/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985IM5X-4.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated