150 mA, Wide Input Range, LDO Linear Voltage Regulator

The NCP4624 is a CMOS 150 mA LDO linear voltage regulator which features high input voltage range while maintaining low quiescent current 2 μ A typically. Several protection features like Current Limiting and Reverse Current Protection Circuit are fully integrated to create a versatile device suitable for the power source being in the standby-mode. A high maximum input voltage (11 V) and wide temperature range (-40°C to 85°C) makes the NCP4624 device with output capacitor as low as 0.1 μ F an ideal choice for industrial applications also a portable equipments powered by 2-cell Li-ion battery.

Features

- Operating Input Voltage Range: 2.5 V to Set V_{OUT} + 6.5 V, Max. 11 V
- Output Voltage Range: 1.2 to 5.5 V (available in 0.1 V steps)
- ±2% Output Voltage Accuracy
- Output Current: min. 150 mA
- Line Regulation: 0.02%/V
- Current Limit Circuit
- Available in SOT-23-5, UDFN4 1.0 x 1.0 mm and SC-88A Package
- Built-in Reverse Current Protection Circuit
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Home Appliances, Industrial Equipment
- Cable Boxes, Satellite Receivers, Entertainment Systems
- Car Audio Equipment, Navigation Systems
- Notebook Adaptors, LCD TVs, Cordless Phones and Private LAN Systems
- Battery–Powered Portable Communication Equipments





Figure 1. Typical Application Schematic



ON Semiconductor™

www.onsemi.com



SC-88A (SC-70-5/SOT-353) CASE 419A

XXXX M•					
0	•				
₁∐					

XX, XXX, XXXX	= Specific Device Code
M, MM	= Date Code
A	= Assembly Location
Y	= Year
W	= Work Week
•	= Pb–Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

	Pin No.				
SOT-23-5	SC-88A	UDFN 1x1	Pin Name	Description	
1	5	4	VIN	Input pin	
2	3	2	GND	Ground pin	
3	1	3	CE	Chip enable pin ("H" active)	
4	2		NC	Non connected	
5	4	1	VOUT	Output pin	
		*EP	EP	Exposed Pad (leave floating or connect to GND)	

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V _{IN}	-0.3 to 12	V
Output Voltage	Vout	-0.3 to Vin ≤ 11	V
Chip Enable Input	VCE	-0.3 to Vin ≤ 11	V
Power Dissipation SOT-23-5	PD	420	mW
Power Dissipation uDFN 1.0 x 1.0 mm		400	
Power Dissipation SC-88A		380	
Junction Temperature	TJ	-40 to 150	°C
Storage Temperature	T _{STG}	-55 to 125	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to Electrical Characteristics and Application Information for safe operating area.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC–Q100–002 (EIA/JESD22–A114) ESD Machine Model tested per AEC–Q100–003 (EIA/JESD22–A115)

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.


THERMAL CHARACTERISTICS


Rating	Symbol	Value	Unit
Thermal Characteristics, SOT–23–5 Thermal Resistance, Junction–to–Air	$R_{ ext{ heta}JA}$	238	°C/W
Thermal Characteristics, uDFN 1x1 Thermal Resistance, Junction-to-Air	$R_{ hetaJA}$	250	°C/W
Thermal Characteristics, SC–88A Thermal Resistance, Junction–to–Air	$R_{ ext{ heta}JA}$	263	°C/W


ELECTRICAL CHARACTERISTICS $-40^{\circ}C \le T_A \le 85^{\circ}C$; $C_{IN} = C_{OUT} = 0.1 \ \mu\text{F}$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.


Parameter	Test Con	ditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	1.2 V < V _{OUT} < 4.5 V		Vin	2.5		Vset + 6.5	V
	4.5 V ≤ V _{OI}	JT < 5.5 V				11	1
Output Voltage	Ta = 25°C, V _{OUT} > 1.5 V		Vout	x0.99		x1.01	V
	−40°C < T _A < 85°	°C, V _{OUT} > 1.5V		x0.982		x1.018	
	T _A = 25°C, V	_{OUT} < 1.5 V		–15		+15	mV
	−40°C < T _A < 85°	°C, V _{OUT} < 1.5V		-28		+28	
Output Voltage Temp. Coefficient	V _{IN} = Vout + 2 V, I _{OUT} 105	= 100 μA, T _A = -40 to °C			±100		ppm/°C
Line Regulation	Set V _{OUT} + 0.5 V < V _{IN} <	< V _{IN} max, I _{OUT} = 1 mA	Line _{Reg}		0.02	0.20	%/V
Load Regulation	V _{IN} = Vout + 2 V, 0.1	mA < Io∪⊤ ≤ 150 mA	Load _{Reg}	-35	-3	35	mV
	l _{OUT} = 150 mA	$1.2 \text{ V} \le \text{V}_{OUT} < 1.3 \text{ V}$	Vdo		1.68	2.59	V
		$1.3 \text{ V} \le \text{V}_{OUT} < 1.5 \text{ V}$			1.63	2.49	
		$1.5 \text{ V} \le \text{V}_{OUT} < 1.8 \text{ V}$			1.48	2.23	
Dropout Voltage		$1.8 \text{ V} \le \text{V}_{OUT} < 2.3 \text{ V}$			1.16	2.19	
		$2.3~\text{V} \leq \text{V}_{OUT} < 3.0~\text{V}$			0.90	1.47	
		$3.0 \text{ V} \le \text{V}_{OUT} < 4.0 \text{ V}$			0.61	1.05	1
		$4.0~\text{V} \leq \text{V}_{OUT} \leq 5.5~\text{V}$			0.39	0.76	1
Output Current			Ιουτ	150			mA
Short Current Limit	V _{OUT} :	= 0 V	I _{SC}		45		mA
Quiescent Current	lout =	0 mA	lq		2.0	3.7	μΑ
Standby Current	V _{IN} = V _{IN max}	, V _{CE} = 0 V	Istb		0.2	0.6	μΑ
CE Pin Pull–Down Current			IPD		0.3	0.9	μΑ
CE Pin Threshold Voltage	CE Input V	oltage "H"	VCEH	1.7		V _{IN}	V
	CE Input Voltage "L"		VCEL	0		0.8	
Reverse Current	$0 \text{ V} \leq \text{V}_{\text{IN}} < 11 \text{ V}$	/, Vout > 1.5 V	IREV		0	0.16	μΑ
Reverse Current Detection Offset	$0 \text{ V} \leq \text{V}_{\text{IN}} < 11 \text{ V}$	/, Vout > 1.5 V	Vrev_det		55	100	mV
Reverse Current Release Offset	$0 \text{ V} \leq \text{V}_{\text{IN}} < 11 \text{ V}$	/, Vout > 1.5 V	Vrev_rel		70	120	mV
	$V_{IN} = V_{OUT} + 2.5 V,$	V _{OUT} = 1.2 V	PSRR		27		dB
Dowor Supply Dejection Datio	$\Delta V_{IN_PK_PK} = 0.3 V,$ $I_{OUT} = 50 \text{ mA}, \text{ f} = 1 \text{ kHz}$	V _{OUT} = 2.5 V			22		1
Power Supply Rejection Ratio		V _{OUT} = 3.3 V			18		1
		V _{OUT} = 5.5 V	1		15		1
Output Noise Voltage	V _{OUT} = 1.2 V, I _{OUT} = 30 m	A, f = 100 Hz to 100 kHz	VNOISE		105		μV_{rms}
Autodischarge NMOS Resist- ance	VIN = 7.0 V, VCE = 0.0	0 V (D version only)	RDSON		380		Ω


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.





























APPLICATION INFORMATION

A typical application circuit for NCP4624 series is shown in the Figure 39.




Figure 39. Typical Application Schematic

Input Decoupling Capacitor (C1)

A 100 nF ceramic input decoupling capacitor should be connected as close as possible to the input and ground pin of the NCP4624. Higher values and lower ESR improves line transient response.

Output Decoupling Capacitor (C2)

A 100 nF ceramic output decoupling capacitor is sufficient to achieve stable operation of the IC. If tantalum capacitor is used, and its ESR is high, the loop oscillation may result. The capacitor should be connected as close as possible to the output and ground pin. Larger values and lower ESR improves dynamic parameters.

Enable Operation

The enable pin CE may be used for turning the regulator on and off. The IC is switched on when a high level voltage is applied to the CE pin. The enable pin has an internal pull




Figure 40. Normal Operating Mode

down current source which assure off state of LDO in case the CE pin will stay floating. If the enable function is not needed connect CE pin to VIN.

The D version of the NCP4624 includes a transistor between VOUT and GND that is used for faster discharging of the output capacitor. This function is activated when the IC goes into disable mode.

Thermal Consideration

As a power across the IC increase, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and also the ambient temperature affect the rate of temperature increase for the part. When the device has good thermal conductivity through the PCB the junction temperature will be relatively low in high power dissipation applications.

Reverse Current Protection Circuit

Internal Reverse Current Circuitry stops the reverse current from VOUT pin to GND pin and VIN pin when V_{OUT} goes higher than V_{IN} voltage or V_{SET} voltage. V_{SET} means voltage given by voltage version. The parasitic diode of PMOS pass device is internally switched to reverse direction before V_{IN} becomes lower than V_{OUT}. The operation coverage of the Reverse Current Protection Circuit is V_{OUT} > 1.5 V. In order to avoid unstable behavior a hysteresis is created by different threshold of detecting voltage V_{REV_DET} and releasing voltage V_{REV_REL}. See Figures 40 and 41 for details of configuration.




Figure 41. Reverse Current Protection Mode

ESR versus Output Current

When using the NCP4624 devices, consider the following points:

• The relation between Output Current I_{OUT} and ESR of the output capacitor are shown below in Figures 42, 43 and 44.





Figure 42. ESR vs. Load Current






Figure 43. ESR vs. Load Current




Figure 44. ESR vs. Load Current

ORDERING INFORMATION

Device	Marking	Nominal Output Voltage	Feature	Package	Shipping
NCP4624DMU12TCG	5A	1.2 V	Enable High,	UDFN4	10000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DMU30TCG	5X	3.0 V	Enable High,	UDFN4	10000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DMU33TCG	6A	3.3 V	Enable High,	UDFN4	10000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DMU50TCG	6T	5.0 V	Enable High,	UDFN4	10000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DSN12T1G	F12	1.2 V	Enable High,	SOT-23-5 (Pb-Free)	3000 / Tape & Reel
			Auto discharge		
NCP4624DSN18T1G	F18	1.8 V	Enable High,	SOT-23-5	3000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DSN33T1G	F33	3.3 V	Enable High,	SOT-23-5	3000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DSN50T1G	F50	5.0 V	Enable High,	SOT-23-5	3000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DSQ12T1G	AT12	1.2. V	Enable High,	SC-88A	3000 / Tape & Reel
			Auto discharge	(Pb-Free)	
NCP4624DSQ33T1G	AT33	3.3 V	Enable High,	SC-88A	3000 / Tape & Reel
			Auto discharge	(Pb-Free)	


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

semi




SOT-23 5-LEAD **CASE 1212** ISSUE A

DATE 28 JAN 2011







*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSIONS: MILLIMETERS. 3 DATUM C IS THE SEATING PLANE.

	MILLIMETERS			
DIM	MIN	MAX		
Α		1.45		
A1	0.00	0.10		
A2	1.00	1.30		
b	0.30	0.50		
C	0.10	0.25		
D	2.70	3.10		
Е	2.50	3.10		
E1	1.50	1.80		
е	0.95	BSC		
L	0.20			
L1	0.45	0.75		

GENERIC **MARKING DIAGRAM***



XXX = Specific Device Code

- Μ = Date Code
- = Pb-Free Package .

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

DOCUMENT NUMBER:	98ASH70518A Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-23 5-LEAD		PAGE 1 OF 1		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the subsiliaries and on other or subsiliaries in the onitied states and/of other countries. Or subsiliaries in the onitied states and/of other countries on subsiliaries in the onitied states and/of other countries. The subsiliaries in the onitied states and/of other countries of services in the onitied states and/of other countries. The subsiliaries in the onitied states and/of other countries of services and/of other countries. The subsiliaries in the onitied states and/of other countries of services and/of other countries. The one services and/of other countries of the subsiliaries in the onitied states and/of other countries. The one services are subsidiaries in the onitied states and/of other countries of the one services and/of other countries. The one services are subsidiaries in the onitied states and/of other countries of the one services and/of other countries. The one services are subsidiaries in the onitied states and/of other countries of the one services are subsidiaries in the onitied states and/of other countries. The one services are subsidiaries in the onitied states and/of other countries of the one services are subsidiaries in the onitied states and/of other countries. The one services are subsidiaries in the onitied states and/of other countries of the one services are subsidiaries in the onitied states are subsidiaries in the onitied states are subsidiaries and other services are subsidiaries are subsidiaries are subsidiaries are subsidiaries are subsidiaries and and the onitied states are subsidiaries are special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi

0


DATE 11 APR 2023



SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M


NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. 419A-01 DBSDLETE. NEW STANDARD 419A-02
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.



e

F1



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DIM	MILLIMETERS				
DIM	MIN.	NDM.	MAX.		
А	0.80	0.95	1.10		
A1			0.10		
AЗ	0.20 REF				
b	0.10	0.20	0.30		
C	0.10		0.25		
D	1.80	2.00	2.20		
E	2.00	2.10	2.20		
E1	1.15	1.25	1.35		
e		0.65 BSI	С		
L	0.10	0.15	0.30		

GENERIC MARKING





*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


XXX = Specific Device Code

M = Date Code = Pb-Free Package

(Note: Microdot may be in either location)

DESCRIPTION:	SC-88A (SC-70-		ns are uncontrolled except w	vhen stamped "CONTROLLED (COPY" in red. PAGE 1 OF 1
DOCUMENT NUMBER:	98ASB42984B			t when accessed directly from	
STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 5. COLLECTOR 2/BASE	STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 1 5. COLLECTOR	STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER	STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE	Note: Please refer to style callout. If style to out in the datasheet r datasheet pinout or p	ype is not called refer to the device
STYLE 1: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 2: PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR 5. CATHODE	STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1	STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1 5. GATE 2	STYLE 5: PIN 1. CATHODE 2. COMMON ANOD 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4	E

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



*For additional information on our PD-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

 DOCUMENT NUMBER:
 98AON53254E
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 UDFN4 1.0x1.0, 0.65P
 PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does on ot convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>