

Technical documentation





**[LM1117](https://www.ti.com/product/LM1117)**

[SNOS412Q](https://www.ti.com/lit/pdf/SNOS412) – FEBRUARY 2000 – REVISED JANUARY 2023

# **LM1117 800-mA, Low-Dropout Linear Regulator**

## **1 Features**

<span id="page-0-0"></span>Texas

**INSTRUMENTS** 

- For a newer drop-in alternative, see the [TLV1117](https://www.ti.com/product/TLV1117)
- For drop-in replacements in fixed output SOT-223 package configuration and improved functionality, see the [TLV761](https://www.ti.com/product/TLV761)
- Available in 1.8 V, 2.5 V, 3.3 V, 5 V, and adjustable versions
- Space-saving SOT-223 and WSON packages
- Current limiting and thermal protection
- Output current: 800 mA
- Line regulation: 0.2% (maximum)
- Load regulation: 0.4% (maximum)
- Temperature range:
	- LM1117: 0°C to +125°C
	- LM1117I: –40°C to +125°C

## **2 Applications**

- [AC drive power stage modules](https://www.ti.com/solution/ac-drive-power-stage-module)
- [Merchant network and server PSU](https://www.ti.com/solution/merchant-network-server-psu)
- [Industrial AC/DC](https://www.ti.com/solution/industrial-ac-dc)
- [Ultrasound scanners](https://www.ti.com/solution/ultrasound-scanner)
- [Servo drive control modules](https://www.ti.com/solution/servo-drive-control-module)

## **3 Description**

The LM1117 is a low dropout voltage regulator with a dropout of 1.2 V at 800 mA of load current.

The LM1117 is available in an adjustable version, which can set the output voltage from 1.25 V to 13.8 V with only two external resistors. In addition, the device is available in five fixed voltages, 1.8 V, 2.5 V, 3.3 V, and 5 V.

The LM1117 offers current limiting and thermal shutdown. The circuit includes a Zener trimmed bandgap reference to assure output voltage accuracy to within ±1%.

A minimum of 10-µF tantalum capacitor is required at the output to improve the transient response and stability.



#### **Package Information**

(1) For all available packages, see the orderable addendum at the end of the data sheet.



\* C<sub>Adi</sub> is optional, however it will improve ripple rejection.

#### **Adjustable Output Regulator**





## **Table of Contents**



## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



Updated the numbering format for tables, figures, and cross-references throughout the document................[1](#page-0-0)

<span id="page-2-0"></span>

## **5 Device Comparison Table**



## **6 Pin Configuration and Functions**



### **Figure 6-1. DCY Package, 4-Pin SOT (Top View)**





**Figure 6-2. NDE Package, 3-Pin TO-220 (Top View)** 



**Figure 6-3. KTT Package, 3-Pin TO-263 (Top View)** 

**Figure 6-4. NDP Package, 3-Pin TO-252 (Top View)** 



When using the WSON package pins 2, 3, and 4 must be connected together and pins 5, 6, and 7 must be connected together. **Figure 6-5. NGN Package, 8-Pin WSON (Top View)** 





# <span id="page-3-0"></span>**7 Specifications**

### **7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The maximum power dissipation is a function of  $T_{J(max)}$ , R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly into a PCB.

### **7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

### **7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



(1) The maximum power dissipation is a function of  $T_{J(max)}$ , R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly into a PCB.

## **7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC package thermal metrics](https://www.ti.com/lit/pdf/spra953)* application [report.](https://www.ti.com/lit/pdf/spra953)

<span id="page-4-0"></span>

## **7.5 LM1117 Electrical Characteristics**





## <span id="page-5-0"></span>**7.5 LM1117 Electrical Characteristics (continued)**

unless otherwise specified,  ${\sf T}_{\sf J}$  = 25°C



(1) All limits are ensured by testing or statistical analysis.<br>(2) Typical Values represent the most likely parametric no

Typical Values represent the most likely parametric normal.

(3) Load and line regulation are measured at constant junction room temperature.<br>(4) The dropout voltage is the input/output differential at which the circuit ceases to

The dropout voltage is the input/output differential at which the circuit ceases to regulate against further reduction in input voltage. This voltage is measured when the output voltage has dropped 100 mV from the nominal value obtained at V<sub>IN</sub> = V<sub>OUT</sub> + 1.5 V.

(5) The minimum output current required to maintain regulation.

<span id="page-6-0"></span>

## **7.6 LM1117I Electrical Characteristics**

unless otherwise specified,  ${\sf T}_{\sf J}$  = 25°C



## <span id="page-7-0"></span>**7.6 LM1117I Electrical Characteristics (continued)**

unless otherwise specified,  ${\sf T}_\mathsf{J}$  = 25°C



(1) All limits are ensured by testing or statistical analysis.

(2) Typical Values represent the most likely parametric normal.

(3) Load and line regulation are measured at constant junction room temperature.

(4) The dropout voltage is the input/output differential at which the circuit ceases to regulate against further reduction in input voltage. This voltage is measured when the output voltage has dropped 100 mV from the nominal value obtained at V<sub>IN</sub> = V<sub>OUT</sub> + 1.5 V.

(5) The minimum output current required to maintain regulation.

<span id="page-8-0"></span>

## **7.7 Typical Characteristics**



### **7.7 Typical Characteristics (continued)**



<span id="page-10-0"></span>

## **8 Detailed Description**

### **8.1 Overview**

The LM1117 adjustable version develops a 1.25-V reference voltage,  $V_{RFF}$ , between the output and the adjust pin. As shown in Figure 8-1, this voltage is applied across resistor R1 to generate a constant current I1. The current  $I_{AD,J}$  from the adjust pin can introduce error to the output, but because this current is very small (60 µA) compared to the I1 and very constant with line and load changes, the error can be ignored. The constant current I1 then flows through the output set resistor R2 and sets the output voltage to the desired level.

For fixed voltage devices, R1 and R2 are integrated inside the devices.



**Figure 8-1. Basic Adjustable Regulator**

### **8.2 Functional Block Diagram**



### **8.3 Feature Description**

#### **8.3.1 Load Regulation**

The LM1117 regulates the voltage that appears between the output and ground pins, or between the output and adjust pins. In some cases, line resistances can introduce errors to the voltage across the load. To obtain the best load regulation, a few precautions are needed.

[Figure 8-2](#page-11-0) illustrates a typical application using a fixed output regulator. The Rt1 and Rt2 are the line resistances. Obviously the V<sub>LOAD</sub> is less than the V<sub>OUT</sub> by the sum of the voltage drops along the line resistances. In this case, the load regulation at the R<sub>LOAD</sub> is degraded from the data sheet specification. To improve this degradation, the load must be tied directly to the output terminal on the positive side and directly tied to the ground terminal on the negative side.





**Figure 8-2. Typical Application Using Fixed Output Regulator**

<span id="page-11-0"></span>When the adjustable regulator is used (Figure 8-3), the best performance is obtained with the positive side of the resistor R1 tied directly to the output terminal of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 5-V regulator with 0.05-Ω resistance between the regulator and load has a load regulation resulting from the line resistance of 0.05 Ω × I<sub>L</sub>. If R1 (= 125 Ω) is connected near the load, the effective line resistance is 0.05 Ω (1 + R2 / R1) or in this case, four times worse. In addition, the ground side of the resistor R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.



**Figure 8-3. Best Load Regulation Using Adjustable Output Regulator**

<span id="page-12-0"></span>

### **8.4 Device Functional Modes**

#### **8.4.1 Protection Diodes**

Under normal operation, the LM1117 regulators do not need any protection diode. With the adjustable device, the internal resistance between the adjust and output terminals limits the current. No diode is needed to divert the current around the regulator even with capacitor on the adjust terminal. The adjust pin can take a transient signal of ±25V with respect to the output voltage without damaging the device.

When a output capacitor is connected to a regulator and the input is shorted to ground, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and rate of decrease of  $V_{\text{IN}}$ . In the LM1117 regulators, the internal diode between the output and input pins can withstand microsecond surge currents of 10A to 20A. With an extremely large output capacitor (≥1000 µF), and with input instantaneously shorted to ground, the regulator could be damaged.

In this case, an external diode is recommended between the output and input pins to protect the regulator, as shown in Figure 8-4.



**Figure 8-4. Regulator With Protection Diode**



### <span id="page-13-0"></span>**9 Application and Implementation**

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **9.1 Application Information**

The LM1117 is a versatile and high performance linear regulator with a wide temperature range and tight line/ load regulation operation. An output capacitor is required to further improve transient response and stability. For the adjustable option, the ADJ pin can also be bypassed to achieve very high ripple-rejection ratios. The LM1117 is versatile in its applications, including being used as a post regulator for DC/DC converters, battery chargers, and microprocessor supplies.

#### **9.2 Typical Application**



 $C_{\rm Adi}$  is optional, however it will improve ripple rejection.

#### **Figure 9-1. 1.25-V to 10-V Adjustable Regulator With Improved Ripple Rejection**

#### **9.2.1 Design Requirements**

The device component count is very minimal, employing two resistors as part of a voltage divider circuit and an output capacitor for load regulation. A 10-μF tantalum on the input is a suitable input capacitor for almost all applications. An optional bypass capacitor across R2 can also be used to improve PSRR. See the *[Recommended Operating Conditions](#page-3-0)* table for more information.

#### **9.2.2 Detailed Design Procedure**

The output voltage is set based on the selection of the two resistors, R1 and R2, as shown in Figure 9-1. For details on capacitor selection, see the *External Capacitors* section.

#### *9.2.2.1 External Capacitors*

#### **9.2.2.1.1 Input Bypass Capacitor**

An input capacitor is recommended. A 10-µF tantalum on the input is a suitable input capacitor for almost all applications.

#### **9.2.2.1.2 Adjust Terminal Bypass Capacitor**

The adjust terminal can be bypassed to ground with a bypass capacitor  $(C_{ADJ})$  to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. At any ripple frequency, the impedance of the  $C_{ADJ}$  must be less than R1 to prevent the ripple from being amplified:



#### $1 / (2\pi \times f_{\text{RIPPLE}} \times C_{\text{ADJ}}) < R1$  (1)

The R1 is the resistor between the output and the adjust pin. The value is normally in the range of 100 Ω to 200  $\Omega$ . For example, with R1 = 124  $\Omega$  and f<sub>RIPPLE</sub> = 120 Hz, the C<sub>ADJ</sub> must be > 11μF.

#### **9.2.2.1.3 Output Capacitor**

The output capacitor is critical in maintaining regulator stability, and must meet the required conditions for both minimum amount of capacitance and equivalent series resistance (ESR). The minimum output capacitance required by the LM1117 is 10 µF, if a tantalum capacitor is used. Any increase of the output capacitance will merely improve the loop stability and transient response. The ESR of the output capacitor should range between 0.3 Ω to 22 Ω. In the case of the adjustable regulator, when the C<sub>ADJ</sub> is used, a larger output capacitance (22-µF tantalum) is required.

#### **9.2.3 Application Curve**

As shown in Figure 9-2, the dropout voltage will vary with output current and temperature. Care should be taken during design to ensure the dropout voltage requirement is met across the entire operating temperature and output current range.



**Figure 9-2. Dropout Voltage (V<sub>IN</sub> – V<sub>OUT</sub>)** 



### <span id="page-15-0"></span>**9.3 System Examples**

Several circuits can be realized with the LM1117. The circuit diagrams in this section demonstrate multiple system examples that can be utilized in many applications.



\* Required if the regulator is located far from the power supply filter.

**Figure 9-3. Fixed Output Regulator**



**Figure 9-5. Regulator With Reference**



**Figure 9-4. Adjusting Output of Fixed Regulators**











**Figure 9-8. Low Dropout Negative Supply**

<span id="page-16-0"></span>

#### **9.4 Power Supply Recommendations**

The input supply to the LM1117 must be kept at a voltage level such that the maximum rating is not exceeded. The minimum dropout voltage must also be met with extra headroom when possible to keep the LM1117 in regulation. An input capacitor is recommended. For more information regarding capacitor selection, see the *[External Capacitors](#page-13-0)* section.

### **9.5 Layout**

#### **9.5.1 Layout Guidelines**

Some layout guidelines must be followed to ensure proper regulation of the output voltage with minimum noise. Traces carrying the load current must be wide to reduce the amount of parasitic trace inductance and the feedback loop from  $V_{\text{OUT}}$  to ADJ must be kept as short as possible. To improve PSRR, a bypass capacitor can be placed at the ADJ pin and must be located as close as possible to the IC. In cases when  $V_{IN}$  shorts to ground, an external diode must be placed from  $V_{OUT}$  to  $V_{IN}$  to divert the surge current from the output capacitor and protect the IC. The diode must be placed close to the corresponding IC pins to increase their effectiveness.

#### *9.5.1.1 Heat Sink Requirements*

When an integrated circuit operates with an appreciable current, the junction temperature is elevated. The thermal limits must be quantified in order to achieve acceptable performance and reliability. This limit is determined by summing the individual parts consisting of a series of temperature rises from the semiconductor junction to the operating environment. A one-dimensional steady-state model of conduction heat transfer is demonstrated in Figure 9-9. The heat generated at the device junction flows through the die to the die attach pad, through the lead frame to the surrounding case material, to the printed circuit board, and eventually to the ambient environment. Below is a list of variables that may affect the thermal resistance and in turn the need for a heat sink.



#### **Table 9-1. Component and Application Variables**

The case temperature is measured at the point where the leads contact with the mounting pad surface

#### **Figure 9-9. Cross-Sectional View of Integrated Circuit Mounted on a Printed Circuit Board**

Via

 $R^{\theta}$ JC

Board

 $R^{\theta}CA$ 

 $T_A = 25^{\circ}C$ 

Mounting Pad

**Extended Copper Plane** 

The LM1117 regulators have internal thermal shutdown to protect the device from over-heating. Under all possible operating conditions, the junction temperature of the LM1117 must be within the range of 0°C to +125°C. A heat sink can be required depending on the maximum power dissipation and maximum ambient temperature of the application. To determine if a heat sink is needed, the power dissipated by the regulator,  $P_D$ , must be calculated:

$$
I_{IN} = I_L + I_G
$$
 (2)

$$
P_D = (V_{IN} - V_{OUT})I_L + V_{IN}I_G
$$
\n(3)

Figure 9-10 shows the voltages and currents which are present in the circuit.

The next parameter which must be calculated is the maximum allowable temperature rise,  $T_R(max)$ :

**Figure 9-10. Power Dissipation Diagram**

$$
T_R(max) = T_J(max) - T_A(max)
$$
 (4)

where

 $\textbf{\texttt{--}}$  T $_{\mathsf{J}}$ (max) is the maximum allowable junction temperature (125°C) which is encountered in the application

 $T_A$ (max) is the maximum ambient temperature which is encountered in the application

Using the calculated values for  $T_R(max)$  and  $P_D$ , the maximum allowable value for the junction-to-ambient thermal resistance  $(R_{\theta, JA})$  can be calculated:

$$
R_{\theta J A} = T_R(max) / P_D
$$
 (5)

For the maximum allowable value for θJA, see the *[Thermal Information](#page-3-0)* table.

As a design aid, Table 9-2 shows the value of the θ<sub>JA</sub> of SOT-223 and TO-252 for different heat sink area. [Figure](#page-18-0) [9-11](#page-18-0) and [Figure 9-12](#page-18-0) reflects the same test results as what are in the Table 9-2

[Figure 9-13](#page-18-0) and [Figure 9-14](#page-18-0) shows the maximum allowable power dissipation vs. ambient temperature for the SOT-223 and TO-252 device. [Figure 9-15](#page-19-0) and [Figure 9-16](#page-19-0) shows the maximum allowable power dissipation vs. copper area (in<sup>2</sup>) for the SOT-223 and TO-252 devices. Please see AN1028 for power enhancement techniques to be used with SOT-223 and TO-252 packages.

The *[AN-1187 Leadless Leadframe Package \(LLP\)](https://www.ti.com/lit/pdf/SNOA401)* application note discusses improved thermal performance and power dissipation for the WSON.

**Table 9-2. RθJA Different Heat Sink Area**







<span id="page-18-0"></span>



### **Table 9-2. P... Different Heat Sink Area (continued)**

(1) Tab of device attached to topside copper





<span id="page-19-0"></span>

**Figure 9-17. Top View of the Thermal Test Pattern in Actual Scale**





**Figure 9-18. Bottom View of the Thermal Test Pattern in Actual Scale**





**Figure 9-19. Layout Example (SOT-223)**



## <span id="page-21-0"></span>**10 Device and Documentation Support**

#### **10.1 Documentation Support**

#### **10.1.1 Related Documentation**

For related documentation see the following:

Texas Instruments, *[AN-1187 Leadless Leadframe Package \(LLP\)](https://www.ti.com/lit/pdf/SNOA401)* application note

### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

#### **10.4 Trademarks**

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **10.6 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

### **11 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**











**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## **PACKAGE OPTION ADDENDUM**

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TEXAS** 

### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





# **PACKAGE MATERIALS INFORMATION**



www.ti.com 31-Oct-2024





# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2024





# **PACKAGE MATERIALS INFORMATION**



www.ti.com 31-Oct-2024



## **TEXAS INSTRUMENTS**

www.ti.com 31-Oct-2024

## **TUBE**



## **B - Alignment groove width**



## **MECHANICAL DATA**

MPDS094A – APRIL 2001 – REVISED JUNE 2002



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC TO-261 Variation AA.





# **PACKAGE OUTLINE**

# **NGN0008A WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

## **NGN0008A WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **NGN0008A WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





# **PACKAGE OUTLINE**

# **NDP0003B TO-252 - 2.55 mm max height**

TRANSISTOR OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Reference JEDEC registration TO-252.



# **EXAMPLE BOARD LAYOUT**

## **NDP0003B TO-252 - 2.55 mm max height**

TRANSISTOR OUTLINE



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).

5. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **NDP0003B TO-252 - 2.55 mm max height**

TRANSISTOR OUTLINE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NDE0003B





# **PACKAGE OUTLINE**

# **KTT0003B TO-263 - 4.83 mm max height**

TO-263



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Features may not exist and shape may vary per different assembly sites.
- 4. Reference JEDEC registration TO-263, except minimum lead thickness and minimum exposed pad length.



# **EXAMPLE BOARD LAYOUT**

## **KTT0003B TO-263 - 4.83 mm max height**

TO-263



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).

6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **KTT0003B TO-263 - 4.83 mm max height**

TO-263



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated