

NCV47701

Low Dropout Regulator - Adjustable Current Limit

5 V to 20 V


The NCV47701 is a 350 mA output current integrated low dropout regulator designed for use in harsh automotive environments. It includes wide operating temperature and input voltage ranges. The device is offered with adjustable voltage versions available in 3% output voltage accuracy. It has a high peak input voltage tolerance and reverse input voltage protection. It also provides overcurrent protection, overtemperature protection and enable for control of the state of the output voltage. The integrated current sense feature provides diagnosis and system protection functionality. The current limit of the device is adjustable by resistor connected to CSO pin. Voltage on CSO pin is proportional to output current.

Features

- Adjustable Voltage Version (from 5 V to 20 V) $\pm 3\%$ Output Voltage for $\pm 6\%$ Output Voltage Accuracy see NCV47700 Specification
- Enable Input (5 V Logic Compatible Thresholds) for 3.3 V Logic Compatible Thresholds see NCV47710 or NCV47711 Specification
- Adjustable Current Limit (from 10 mA to 350 mA) with 10% accuracy
- Protection Features:
 - ◆ Current Limitation
 - ◆ Thermal Shutdown
 - ◆ Reverse Input Voltage
- This is a Pb-Free Device

Typical Applications

- Audio and Infotainment System
- Instrument Cluster
- Navigation
- Satellite Radio



*Required if usage of low ESR output capacitor C_{out} is demand, see Regulator Stability Considerations section.



Figure 1. Application Schematic



ON Semiconductor®


www.onsemi.com

MARKING DIAGRAMS



- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

NCV47701




Figure 2. Simplified Block Diagram

PIN FUNCTION DESCRIPTION

Pin No. SOIC-8 EP	Pin No. SOIC-8	Pin Name	Description
1	1	ADJ	Adjustable Voltage Setting Input. See Application Section for more details.
2	2	GND	Power Supply Ground.
3	3	EN	Enable Input; low level disables the IC.
4	4	CSO	Current Sense Output, Current Limit setting and Output Current value information. See Application Section for more details.
5	5	V _{in}	Positive Power Supply Input.
6	6	NC	Not Connected
7	7	NC	Not Connected
8	8	V _{out}	Regulated Output Voltage.
EPAD	-	EPAD	Connect to ground potential or leave unconnected.

NCV47701

ABSOLUTE MAXIMUM RATINGS (Note 1)

Rating	Symbol	Min	Max	Unit
Input Voltage	V_{in}	-42	45	V
Enable Input Voltage	V_{EN}	-42	45	V
Adjustable Input Voltage	V_{ADJ}	-0.3	10	V
CSO Voltage	V_{CSO}	-0.3	7	V
Output Voltage	V_{out}	-1	40	V
Junction Temperature	T_J	-40	150	°C
Storage Temperature	T_{STG}	-55	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

ESD CAPABILITY (Note 2)

Rating	Symbol	Min	Max	Unit
ESD Capability, Human Body Model	ESD_{HBM}	-2	2	kV
ESD Capability, Machine Model	ESD_{MM}	-200	200	V

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (JS-001-2010)

ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes < 50mm² due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2014.

LEAD SOLDERING TEMPERATURE AND MSL (Note 3)

Rating	Symbol	Min	Max	Unit
Moisture Sensitivity Level SOIC-8 EP SOIC-8	MSL	2 1		-

3. For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, SOIC-8 EP (single layer PCB) Thermal Resistance, Junction-to-Air (Note 4) Thermal Reference, Junction-to-Lead (Note 4)	$R_{\theta JA}$ $R_{\psi JL}$	70 19	°C/W
Thermal Characteristics, SOIC-8 EP (4 layers PCB) Thermal Resistance, Junction-to-Air (Note 4) Thermal Reference, Junction-to-Lead (Note 4)	$R_{\theta JA}$ $R_{\psi JL}$	29 12	°C/W
Thermal Characteristics, SOIC-8 (single layer PCB) Thermal Resistance, Junction-to-Air (Note 4) Thermal Reference, Junction-to-Lead (Note 4)	$R_{\theta JA}$ $R_{\psi JL}$	121 42	°C/W
Thermal Characteristics, SOIC-8 (4 layers PCB) Thermal Resistance, Junction-to-Air (Note 4) Thermal Reference, Junction-to-Lead (Note 4)	$R_{\theta JA}$ $R_{\psi JL}$	77 52	°C/W

4. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate. Single layer – according to JEDEC51.3, 4 layers – according to JEDEC51.7.

RECOMMENDED OPERATING RANGES

Rating	Symbol	Min	Max	Unit
Input Voltage (Note 5)	V_{in}	5.5	40	V
Output Current Limit (Note 6)	I_{LIM}	10	350	mA
Junction Temperature	T_J	-40	150	°C
Nominal Output Voltage	V_{out_nom}	5.0	20	V
Current Sense Output (CSO) Capacitor	C_{CSO}	1.0	4.7	μF

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Minimum $V_{in} = 5.5\text{ V}$ or ($V_{out_nom} + 0.5\text{ V}$), whichever is higher.

6. Corresponding R_{CSO} is in range from 25 kΩ down to 728 Ω.

NCV47701

ELECTRICAL CHARACTERISTICS $V_{in} = 13.5\text{ V}$, $V_{EN} = 5\text{ V}$, $R_{CSO} = 0\ \Omega$, $C_{CSO} = 1\ \mu\text{F}$, $C_{in} = 1\ \mu\text{F}$, $C_{out} = 22\ \mu\text{F}$, $ESR = 1.5\ \Omega$, Min and Max values are valid for temperature range $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ unless otherwise noted and are guaranteed by test design or statistical correlation. Typical values are referenced to $T_J = 25^{\circ}\text{C}$.

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------	-----------------	--------	-----	-----	-----	------

REGULATOR OUTPUT

Output Voltage (Accuracy %)	$V_{in} = (V_{out_nom} + 1\text{ V})$ to 40 V, $I_{out} = 5\text{ mA}$ to 350 mA	V_{out}	-3	-	3	%
Line Regulation	$V_{in} = (V_{out_nom} + 1\text{ V})$ to $(V_{out_nom} + 20\text{V})$, $I_{out} = 5\text{mA}$	Reg_{line}	-	0.1	1.0	%
Load Regulation	$I_{out} = 5\text{ mA}$ to 350 mA	Reg_{load}	-	0.14	1.4	%
Dropout Voltage (Note 7)	$I_{out} = 150\text{ mA}$, $V_{DO} = V_{in} - V_{out}$	V_{DO}	-	250	500	mV

DISABLE AND QUIESCENT CURRENTS

Disable Current	$V_{EN} = 0\text{ V}$ $V_{EN} = 0\text{ V}$, $T_J = 25^{\circ}\text{C}$	I_{DIS}	-	-	10	μA nA
Quiescent Current, $I_q = I_{in} - I_{out}$	$I_{out} = 1\text{ mA}$, $V_{in} = (V_{out_nom} + 8.5\text{ V})$	I_q	-	150	230	μA
Quiescent Current, $I_q = I_{in} - I_{out}$	$I_{out} = 350\text{ mA}$, $V_{in} = (V_{out_nom} + 8.5\text{ V})$	I_q	-	23	50	mA

CURRENT LIMIT PROTECTION

Current Limit	$V_{out} = 0.9 \times V_{out_nom}$, $V_{in} = (V_{out_nom} + 8.5\text{ V})$	I_{LIM}	400	-	-	mA
---------------	--------------------------------------------------------------------------------	-----------	-----	---	---	----

PSRR & NOISE

Power Supply Ripple Rejection	$f = 100\text{ Hz}$, 0.5 V_{p-p} , $I_{out} = 5\text{ mA}$, $C_{in} = \text{none}$	PSRR	-	70	-	dB
Output Noise Voltage	$f = 10\text{ Hz}$ to 100 kHz, $C_b = 10\text{ nF}$, $I_{out} = 5\text{ mA}$	V_n	-	100	-	μV_{rms}

ENABLE

Enable Input Threshold Voltage Logic Low (OFF) Logic High (ON)	$V_{out} \leq 0.1\text{ V}$ $V_{out} \geq 0.9 \times V_{out_nom}$	$V_{th(EN)}$	0.8 -	2.4 2.7	- 3.5	V
Enable Input Current	$V_{EN} = 5\text{ V}$	I_{EN}	2.0	8.0	20	μA
Turn On Time from Enable ON to 90% of V_{out_nom}	$I_{out} = 100\text{ mA}$, $C_b = 10\text{ nF}$, $R_1 = 82\text{ k}\Omega$, $R_2 = 27\text{ k}\Omega$	t_{on}	-	1.6	-	ms

OUTPUT CURRENT SENSE

CSO Voltage Level at Current Limit	$V_{out} = 0.9 \times V_{out_nom}$, ($V_{out_nom} = 5\text{ V}$) $R_{CSO} = 1\text{ k}\Omega$	V_{CSO_lim}	2.346 (-8 %)	2.55	2.754 (+8 %)	V
CSO Transient Voltage Level	$C_{CSO} = 4.7\ \mu\text{F}$, $R_{CSO} = 1\text{ k}\Omega$, I_{out} pulse from 10 mA to 350 mA, $t_r = 1\ \mu\text{s}$	V_{CSO}	-	-	3.0	V
CSO Current to Output Current Ratio (Note 8)	$V_{CSO} = 2\text{ V}$, $I_{out} = 10\text{ mA}$ to 350 mA, ($V_{out_nom} = 5\text{V}$)	I_{CSO}/I_{out}	- (-10%)	(1/100)	- (+10%)	-
CSO Current at No Load Current	$V_{CSO} = 0\text{ V}$, $I_{out} = 0\text{ mA}$, ($V_{out_nom} = 5\text{ V}$)	I_{CSO_off}	-	-	10	μA

REVERSE CURRENT

Reverse Current (Note 9)	$V_{in} = 12\text{ V}$, $V_{out} = 14\text{ V}$	I_{out_rev}	-40	-25	-	mA
--------------------------	--------------------------------------------------	----------------	-----	-----	---	----

THERMAL SHUTDOWN

Thermal Shutdown Temperature	$I_{out} = 5\text{ mA}$	T_{SD}	150	-	195	$^{\circ}\text{C}$
------------------------------	-------------------------	----------	-----	---	-----	--------------------

7. Measured when the output voltage V_{out} has dropped -2% from the nominal value obtained at $V_{in} = V_{out_nom} + 8.5\text{ V}$.
8. Not guaranteed in dropout.
9. Values based on design and/or characterization.

TYPICAL CHARACTERISTICS




Figure 3. Reference Voltage vs. Temperature




Figure 4. Quiescent Current vs. Input Voltage




Figure 5. Output Voltage vs. Input Voltage




Figure 6. Input Current vs. Input Voltage (Reverse Input Voltage)




Figure 7. Dropout vs. Output Current




Figure 8. Output Current Limit vs. Input Voltage

TYPICAL CHARACTERISTICS




Figure 9. Output Current Limit vs. R_{CSO}




Figure 10. Output Current (% of I_{LIM}) vs. CSO Voltage




Figure 11. Output Current to CSO Current Ratio vs. Output Current




Figure 12. Output Current to CSO Current Ratio vs. Output Current in Dropout




Figure 13. Quiescent Current vs. Output Current (High Load)




Figure 14. Quiescent Current vs. Output Current (Low Load)

TYPICAL CHARACTERISTICS




Figure 15. Output Noise Density vs. Frequency




Figure 16. PSRR vs. Frequency




Figure 17. C_{out} ESR Stability Region vs. Output Current

DEFINITIONS

General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

Output Voltage

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

Load Regulation

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

Dropout Voltage

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output voltage V_{out} has dropped -2% from the nominal value obtained at $V_{in} = V_{out_nom} + 8.5$ V. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Quiescent and Disable Currents

Quiescent Current (I_Q) is the difference between the input current (measured through the LDO input pin) and the output load current. If Enable pin is set to LOW the regulator

reduces its internal bias and shuts off the output, this term is called the disable current (I_{DIS}).

Current Limit

Current Limit is value of output current by which output voltage drops below 90% of its nominal value.

PSRR

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

Line Transient Response

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

Load Transient Response

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low-load and high-load conditions.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C , the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

APPLICATIONS INFORMATION

Circuit Description

The NCV47701 is an integrated low dropout regulator that provides a regulated voltage at 350 mA to the output. It is enabled with an input to the enable pin. The regulator voltage is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 350 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. The integrated current sense feature provides diagnosis and system protection functionality. The current limit of the device is adjustable by resistor connected to CSO pin. Voltage on CSO pin is proportional to output current. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

Regulator

The error amplifier compares the reference voltage to a sample of the output voltage (V_{out}) and drives the base of a PNP series pass transistor via a buffer. The reference is a bandgap design to give it a temperature-stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized.

Regulator Stability Considerations

The input capacitor (C_{in}) is necessary to stabilize the input impedance to avoid voltage line influences. The output capacitor (C_{out}) helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer’s data sheet usually provides this information. The value for the output capacitor C_{out}, shown in Figure 1 should work for most applications; see also Figure 17 for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figure 17 shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during four periods after the load change and no oscillation is further observable.

ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR. Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature.

Calculating Bypass Capacitor

If usage of low ESR ceramic capacitors is demanded, connect the bypass capacitor C_b between Adjustable Input pin and V_{out} pin according to Applications circuit at Figure 1. Parallel combination of bypass capacitor C_b with the feedback resistor R₁ contributes in the device transfer function as an additional zero and affects the device loop stability, therefore its value must be optimized. Attention to the Output Capacitor value and its ESR must be paid. See also Stability in High Speed Linear LDO Regulators Application Note, AND8037/D for more information. Optimal value of bypass capacitor is given by following expression:

$$C_b = \frac{1}{2 \times \pi \times f_z \times R_1} \quad (\text{eq. 1})$$

where

R₁ – the upper feedback resistor

f_z – the frequency of the zero added into the device transfer function by R₁ and C_b external components.

Set the R₁ resistor according to output voltage requirement. Chose the f_z with regard on the output capacitance C_{out}, refer to the table below.

C _{out} (μF)	10	22	47	100
f _z range (kHz)	3.3–48.2	1.5–33	1.5–33	2.2–22

Ceramic capacitors and its part numbers listed bellow have been used as low ESR output capacitors C_{out} from the table above to define the frequency ranges of additional zero required for stability:

- GRM31CR71C106KAC7 (10 μF, 16 V, X7R, 1206)
- GRM32ER71C226KE18 (22 μF, 16 V, X7R, 1210)
- GRM32ER61C476ME15 (47 μF, 16 V, X5R, 1210)
- GRM32ER60J107ME20 (100 μF, 6.3 V, X5R, 1210)

Enable Input

The enable pin is used to turn the regulator on or off. By holding the pin down to a voltage less than 0.8 V, the output of the regulator will be turned off. When the voltage on the enable pin is greater than 3.5 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The enable pin may be connected directly to the input pin to give constant enable to the output regulator.

Setting the Output Voltage

The output voltage range can be set between 5 V and 20 V. This is accomplished with an external resistor divider feeding back the voltage to the IC back to the error amplifier by the voltage adjust pin ADJ. The internal reference voltage is set to a temperature stable reference (V_{REF1}) of 1.275 V.

The output voltage is calculated from the following formula. Ignoring the bias current into the ADJ pin:

$$V_{out} = V_{REF1} \left(1 + \frac{R_1}{R_2} \right) \quad (\text{eq. 2})$$

Use $R_2 < 50 \text{ k}\Omega$ to avoid significant voltage output errors due to ADJ bias current.

Designers should consider the tolerance of R_1 and R_2 during the design phase.

Setting the Output Current Limit

The output current limit can be set between 10 mA and 350 mA by external resistor R_{CSO} (see Figure 1). Capacitor C_{CSO} of 1 μF in parallel with R_{CSO} is required for stability of current limit control circuitry (see Figure 1).

$$V_{CSO} = I_{out} \left(R_{CSO} \times \frac{1}{100} \right) \quad (\text{eq. 3})$$

$$I_{LIM} = \frac{100}{1} \times \frac{2.55}{R_{CSO}} \quad (\text{eq. 4})$$

$$R_{CSO} = \frac{100}{1} \times \frac{2.55}{I_{LIM}} \quad (\text{eq. 5})$$

Where

- R_{CSO} – current limit setting resistor
- V_{CSO} – voltage at CSO pin proportional to I_{out}
- I_{LIM} – current limit value
- I_{out} – output current actual value

CSO pin provides information about output current actual value. The CSO voltage is proportional to output current according to Equation 3.

Once output current reaches its limit value (I_{LIM}) set by external resistor R_{CSO} than voltage at CSO pin is typically 2.55 V. Calculations of I_{LIM} or R_{CSO} values can be done using equations Equation 4 and Equation 5, respectively.

Thermal Considerations

As power in the NCV47701 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV47701 has good thermal conductivity through the PCB, the junction temperature will be relatively low with

high power applications. The maximum dissipation the NCV47701 can handle is given by:

$$P_{D(MAX)} = \frac{[T_{J(MAX)} - T_A]}{R_{\theta JA}} \quad (\text{eq. 6})$$

Since T_J is not recommended to exceed 150°C , then the NCV47701 soldered on 645 mm^2 , 1 oz copper area, FR4 can dissipate up to 1.8 W (SOIC-8 EP) or 1 W (SOIC-8) and up to 4.3 W (SOIC-8 EP) or 1.6 W (SOIC-8) for 4 layers PCB (all layers are 1 oz) when the ambient temperature (T_A) is 25°C . See Figure 18 for R_{thJA} versus PCB area. The power dissipated by the NCV47701 can be calculated from the following equations:

$$P_D = V_{in}(I_q@I_{out}) + I_{out}(V_{in} - V_{out}) \quad (\text{eq. 7})$$

or

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \times I_{out})}{I_{out} + I_q} \quad (\text{eq. 8})$$

Hints

V_{in} and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV47701 and make traces as short as possible.




Figure 18. Thermal Resistance vs. PCB Copper Area

ORDERING INFORMATION

Device	Output Voltage	Marking	Package	Shipping†
NCV47701PDAJR2G	Adjustable	47701	SOIC-8 EP (Pb-Free)	2500 / Tape & Reel
NCV47701DAJR2G	Adjustable	47701	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



SCALE 1:1

SOIC-8 NB
CASE 751-07
ISSUE AK

DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

GENERIC MARKING DIAGRAM*



SCALE 6:1 ($\frac{\text{mm}}{\text{inches}}$)



XXXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

XXXXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
▪ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

onsemi and ONsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK

DATE 16 FEB 2011

- | | | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <p>STYLE 1:
 PIN 1. EMITTER
 2. COLLECTOR
 3. COLLECTOR
 4. EMITTER
 5. EMITTER
 6. BASE
 7. BASE
 8. EMITTER</p> | <p>STYLE 2:
 PIN 1. COLLECTOR, DIE, #1
 2. COLLECTOR, #1
 3. COLLECTOR, #2
 4. COLLECTOR, #2
 5. BASE, #2
 6. EMITTER, #2
 7. BASE, #1
 8. EMITTER, #1</p> | <p>STYLE 3:
 PIN 1. DRAIN, DIE #1
 2. DRAIN, #1
 3. DRAIN, #2
 4. DRAIN, #2
 5. GATE, #2
 6. SOURCE, #2
 7. GATE, #1
 8. SOURCE, #1</p> | <p>STYLE 4:
 PIN 1. ANODE
 2. ANODE
 3. ANODE
 4. ANODE
 5. ANODE
 6. ANODE
 7. ANODE
 8. COMMON CATHODE</p> |
| <p>STYLE 5:
 PIN 1. DRAIN
 2. DRAIN
 3. DRAIN
 4. DRAIN
 5. GATE
 6. GATE
 7. SOURCE
 8. SOURCE</p> | <p>STYLE 6:
 PIN 1. SOURCE
 2. DRAIN
 3. DRAIN
 4. SOURCE
 5. SOURCE
 6. GATE
 7. GATE
 8. SOURCE</p> | <p>STYLE 7:
 PIN 1. INPUT
 2. EXTERNAL BYPASS
 3. THIRD STAGE SOURCE
 4. GROUND
 5. DRAIN
 6. GATE 3
 7. SECOND STAGE Vd
 8. FIRST STAGE Vd</p> | <p>STYLE 8:
 PIN 1. COLLECTOR, DIE #1
 2. BASE, #1
 3. BASE, #2
 4. COLLECTOR, #2
 5. COLLECTOR, #2
 6. EMITTER, #2
 7. EMITTER, #1
 8. COLLECTOR, #1</p> |
| <p>STYLE 9:
 PIN 1. EMITTER, COMMON
 2. COLLECTOR, DIE #1
 3. COLLECTOR, DIE #2
 4. EMITTER, COMMON
 5. EMITTER, COMMON
 6. BASE, DIE #2
 7. BASE, DIE #1
 8. EMITTER, COMMON</p> | <p>STYLE 10:
 PIN 1. GROUND
 2. BIAS 1
 3. OUTPUT
 4. GROUND
 5. GROUND
 6. BIAS 2
 7. INPUT
 8. GROUND</p> | <p>STYLE 11:
 PIN 1. SOURCE 1
 2. GATE 1
 3. SOURCE 2
 4. GATE 2
 5. DRAIN 2
 6. DRAIN 2
 7. DRAIN 1
 8. DRAIN 1</p> | <p>STYLE 12:
 PIN 1. SOURCE
 2. SOURCE
 3. SOURCE
 4. GATE
 5. DRAIN
 6. DRAIN
 7. DRAIN
 8. DRAIN</p> |
| <p>STYLE 13:
 PIN 1. N.C.
 2. SOURCE
 3. SOURCE
 4. GATE
 5. DRAIN
 6. DRAIN
 7. DRAIN
 8. DRAIN</p> | <p>STYLE 14:
 PIN 1. N-SOURCE
 2. N-GATE
 3. P-SOURCE
 4. P-GATE
 5. P-DRAIN
 6. P-DRAIN
 7. N-DRAIN
 8. N-DRAIN</p> | <p>STYLE 15:
 PIN 1. ANODE 1
 2. ANODE 1
 3. ANODE 1
 4. ANODE 1
 5. CATHODE, COMMON
 6. CATHODE, COMMON
 7. CATHODE, COMMON
 8. CATHODE, COMMON</p> | <p>STYLE 16:
 PIN 1. EMITTER, DIE #1
 2. BASE, DIE #1
 3. EMITTER, DIE #2
 4. BASE, DIE #2
 5. COLLECTOR, DIE #2
 6. COLLECTOR, DIE #2
 7. COLLECTOR, DIE #1
 8. COLLECTOR, DIE #1</p> |
| <p>STYLE 17:
 PIN 1. VCC
 2. V2OUT
 3. V1OUT
 4. TXE
 5. RXE
 6. VEE
 7. GND
 8. ACC</p> | <p>STYLE 18:
 PIN 1. ANODE
 2. ANODE
 3. SOURCE
 4. GATE
 5. DRAIN
 6. DRAIN
 7. CATHODE
 8. CATHODE</p> | <p>STYLE 19:
 PIN 1. SOURCE 1
 2. GATE 1
 3. SOURCE 2
 4. GATE 2
 5. DRAIN 2
 6. MIRROR 2
 7. DRAIN 1
 8. MIRROR 1</p> | <p>STYLE 20:
 PIN 1. SOURCE (N)
 2. GATE (N)
 3. SOURCE (P)
 4. GATE (P)
 5. DRAIN
 6. DRAIN
 7. DRAIN
 8. DRAIN</p> |
| <p>STYLE 21:
 PIN 1. CATHODE 1
 2. CATHODE 2
 3. CATHODE 3
 4. CATHODE 4
 5. CATHODE 5
 6. COMMON ANODE
 7. COMMON ANODE
 8. CATHODE 6</p> | <p>STYLE 22:
 PIN 1. I/O LINE 1
 2. COMMON CATHODE/VCC
 3. COMMON CATHODE/VCC
 4. I/O LINE 3
 5. COMMON ANODE/GND
 6. I/O LINE 4
 7. I/O LINE 5
 8. COMMON ANODE/GND</p> | <p>STYLE 23:
 PIN 1. LINE 1 IN
 2. COMMON ANODE/GND
 3. COMMON ANODE/GND
 4. LINE 2 IN
 5. LINE 2 OUT
 6. COMMON ANODE/GND
 7. COMMON ANODE/GND
 8. LINE 1 OUT</p> | <p>STYLE 24:
 PIN 1. BASE
 2. EMITTER
 3. COLLECTOR/ANODE
 4. COLLECTOR/ANODE
 5. CATHODE
 6. CATHODE
 7. COLLECTOR/ANODE
 8. COLLECTOR/ANODE</p> |
| <p>STYLE 25:
 PIN 1. VIN
 2. N/C
 3. REXT
 4. GND
 5. IOUT
 6. IOUT
 7. IOUT
 8. IOUT</p> | <p>STYLE 26:
 PIN 1. GND
 2. dv/dt
 3. ENABLE
 4. ILIMIT
 5. SOURCE
 6. SOURCE
 7. SOURCE
 8. VCC</p> | <p>STYLE 27:
 PIN 1. ILIMIT
 2. OVLO
 3. UVLO
 4. INPUT+
 5. SOURCE
 6. SOURCE
 7. SOURCE
 8. DRAIN</p> | <p>STYLE 28:
 PIN 1. SW_TO_GND
 2. DASIC_OFF
 3. DASIC_SW_DET
 4. GND
 5. V_MON
 6. VBULK
 7. VBULK
 8. VIN</p> |
| <p>STYLE 29:
 PIN 1. BASE, DIE #1
 2. EMITTER, #1
 3. BASE, #2
 4. EMITTER, #2
 5. COLLECTOR, #2
 6. COLLECTOR, #2
 7. COLLECTOR, #1
 8. COLLECTOR, #1</p> | <p>STYLE 30:
 PIN 1. DRAIN 1
 2. DRAIN 1
 3. GATE 2
 4. SOURCE 2
 5. SOURCE 1/DRAIN 2
 6. SOURCE 1/DRAIN 2
 7. SOURCE 1/DRAIN 2
 8. GATE 1</p> | | |

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 2 OF 2

onsemi and **ONSEMI** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





SCALE 1:1

SOIC-8 EP CASE 751AC ISSUE E


DATE 05 OCT 2022

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
- DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.




DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	1.35	1.55	1.75
A1	---	0.05	0.10
A2	1.35	1.50	1.65
b	0.31	0.41	0.51
c	0.17	0.21	0.23
D	4.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	1.27 BSC		
F	2.24	2.72	3.20
F1	0.20 REF		
G	1.55	2.03	2.51
G1	0.46 REF		
h	0.25	0.38	0.50
L	0.40	0.84	1.27
L1	1.04 REF		
L2	0.25 REF		
∅	0°	4°	8°



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
▪ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON14029D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 EP	PAGE 1 OF 1

onsemi and ONsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales